{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "VGA_CLOCK_GEN.vhd VGA_CLOCK_GEN.BAK.vhd " "Backing up file \"VGA_CLOCK_GEN.vhd\" to \"VGA_CLOCK_GEN.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1616645865775 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll VGA_CLOCK_GEN.vhd " "Started upgrading IP component altera_pll with file \"VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1616645865776 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "CPEN391_Computer.qsys CPEN391_Computer.BAK.qsys " "Backing up file \"CPEN391_Computer.qsys\" to \"CPEN391_Computer.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1616645897791 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "CPEN391_Computer/synthesis/CPEN391_Computer.v CPEN391_Computer.BAK.v " "Backing up file \"CPEN391_Computer/synthesis/CPEN391_Computer.v\" to \"CPEN391_Computer.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1616645897808 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys CPEN391_Computer.qsys " "Started upgrading IP component Qsys with file \"CPEN391_Computer.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1616645897808 ""}
{ "Info" "" "" "2021.03.24.21:18:41 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2021.03.24.21:18:41 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1616645921235 ""}
{ "Info" "" "" "2021.03.24.21:18:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.03.24.21:18:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1616645921252 ""}
{ "Info" "CPEN391_Computer_generation.rpt" "" "2021.03.24.21:19:03 Info: Saving generation log to C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer" {  } {  } 0 0 "2021.03.24.21:19:03 Info: Saving generation log to C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer" 0 0 "Shell" 0 -1 1616645943932 ""}
{ "Info" "" "" "2021.03.24.21:19:03 Info: Starting: Create simulation model" {  } {  } 0 0 "2021.03.24.21:19:03 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1616645943933 ""}
{ "Info" "" "" "2021.03.24.21:19:03 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2021.03.24.21:19:03 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1616645943940 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2021.03.24.21:19:03 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2021.03.24.21:19:03 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1616645943973 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Reading input file" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Reading input file" 0 0 "Shell" 0 -1 1616645944236 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1616645944239 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1616645944241 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944245 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1616645944245 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944246 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1616645944246 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944247 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1616645944247 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1616645944248 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1616645944248 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1616645944249 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1616645944249 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616645944249 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1616645944249 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616645944250 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1616645944250 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616645944251 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1616645944251 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616645944252 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1616645944252 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944252 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1616645944253 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944253 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module LEDS" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1616645944253 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1616645944254 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1616645944255 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944255 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1616645944255 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1616645944256 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1616645944256 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645944257 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1616645944257 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1616645944257 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module SysID" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1616645944258 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1616645944258 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1616645944258 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1616645944259 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1616645944259 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Building connections" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Building connections" 0 0 "Shell" 0 -1 1616645944260 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1616645944263 ""}
{ "Info" "" "" "2021.03.24.21:19:04 Info: Validating" {  } {  } 0 0 "2021.03.24.21:19:04 Info: Validating" 0 0 "Shell" 0 -1 1616645944265 ""}
{ "Info" "" "" "2021.03.24.21:19:12 Info: Done reading input file" {  } {  } 0 0 "2021.03.24.21:19:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1616645952893 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1616645956748 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1616645956748 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1616645956748 ""}
{ "Warning" "" "" "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1616645956749 ""}
{ "Warning" "" "" "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.24.21:19:16 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1616645956749 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616645956750 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616645956751 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616645956751 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1616645956752 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616645956752 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1616645956752 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1616645956752 ""}
{ "Info" "" "" "2021.03.24.21:19:16 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2021.03.24.21:19:16 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1616645956753 ""}
{ "Warning" "" "" "2021.03.24.21:19:16 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2021.03.24.21:19:16 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1616645956754 ""}
{ "Info" "" "" "2021.03.24.21:19:18 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for SIM_VERILOG" {  } {  } 0 0 "2021.03.24.21:19:18 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1616645958160 ""}
{ "Info" "" "" "2021.03.24.21:19:27 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2021.03.24.21:19:27 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1616645967179 ""}
{ "Warning" "" "" "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1616645967729 ""}
{ "Warning" "" "" "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1616645967730 ""}
{ "Warning" "" "" "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1616645967732 ""}
{ "Warning" "" "" "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.24.21:19:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1616645967732 ""}
{ "Info" "" "" "2021.03.24.21:19:34 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2021.03.24.21:19:34 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1616645974506 ""}
{ "Info" "" "" "2021.03.24.21:19:35 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.24.21:19:35 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1616645975266 ""}
{ "Info" "" "" "2021.03.24.21:19:35 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.24.21:19:35 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1616645975821 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.24.21:19:35 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2021.03.24.21:19:35 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1616645975825 ""}
{ "Warning" "" "" "2021.03.24.21:19:35 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2021.03.24.21:19:35 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1616645975826 ""}
{ "Warning" "" "" "2021.03.24.21:19:35 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.24.21:19:35 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1616645975826 ""}
{ "Info" "" "" "2021.03.24.21:19:37 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2021.03.24.21:19:37 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1616645977982 ""}
{ "Info" "" "" "2021.03.24.21:19:37 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2021.03.24.21:19:37 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1616645977993 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:37 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen" {  } {  } 0 0 "2021.03.24.21:19:37 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0002_HEX0_1_gen" 0 0 "Shell" 0 -1 1616645977993 ""}
{ "Info" "" "" "2021.03.24.21:19:38 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2021.03.24.21:19:38 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1616645978880 ""}
{ "Info" "" "" "2021.03.24.21:19:38 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2021.03.24.21:19:38 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1616645978894 ""}
{ "Info" "" "" "2021.03.24.21:19:38 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2021.03.24.21:19:38 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1616645978896 ""}
{ "Info" "" "" "2021.03.24.21:19:38 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" {  } {  } 0 0 "2021.03.24.21:19:38 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" 0 0 "Shell" 0 -1 1616645978939 ""}
{ "Info" "" "" "2021.03.24.21:19:38 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2021.03.24.21:19:38 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1616645978949 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:38 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen" {  } {  } 0 0 "2021.03.24.21:19:38 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0004_Interval_Timer_gen" 0 0 "Shell" 0 -1 1616645978949 ""}
{ "Info" "" "" "2021.03.24.21:19:39 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2021.03.24.21:19:39 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1616645979199 ""}
{ "Info" "" "" "2021.03.24.21:19:39 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 0 "2021.03.24.21:19:39 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" 0 0 "Shell" 0 -1 1616645979219 ""}
{ "Info" "" "" "2021.03.24.21:19:39 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 0 "2021.03.24.21:19:39 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1616645979862 ""}
{ "Info" "" "" "2021.03.24.21:19:39 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2021.03.24.21:19:39 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1616645979871 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:39 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen" {  } {  } 0 0 "2021.03.24.21:19:39 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0005_JTAG_UART_for_ARM_0_gen" 0 0 "Shell" 0 -1 1616645979871 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1616645980168 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" {  } {  } 0 0 "2021.03.24.21:19:40 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" 0 0 "Shell" 0 -1 1616645980183 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1616645980188 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:40 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0006_LCD_0_gen" 0 0 "Shell" 0 -1 1616645980189 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1616645980392 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" 0 0 "Shell" 0 -1 1616645980405 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1616645980411 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:40 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0007_LEDS_gen" 0 0 "Shell" 0 -1 1616645980411 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1616645980641 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 0 "2021.03.24.21:19:40 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" 0 0 "Shell" 0 -1 1616645980656 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1616645980664 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:40 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen" {  } {  } 0 0 "2021.03.24.21:19:40 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0008_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1616645980664 ""}
{ "Info" "" "" "2021.03.24.21:19:40 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2021.03.24.21:19:40 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1616645980977 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2021.03.24.21:19:41 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1616645981000 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1616645981006 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:41 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen" {  } {  } 0 0 "2021.03.24.21:19:41 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0009_PushButtons_gen" 0 0 "Shell" 0 -1 1616645981007 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1616645981241 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2021.03.24.21:19:41 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1616645981257 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1616645981262 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:41 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen" {  } {  } 0 0 "2021.03.24.21:19:41 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0010_SDRAM_gen" 0 0 "Shell" 0 -1 1616645981262 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1616645981676 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2021.03.24.21:19:41 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1616645981696 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1616645981702 ""}
{ "Info" "  ]" "" "2021.03.24.21:19:41 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen" {  } {  } 0 0 "2021.03.24.21:19:41 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0011_Slider_Switches_gen" 0 0 "Shell" 0 -1 1616645981702 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2021.03.24.21:19:41 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1616645981898 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2021.03.24.21:19:41 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1616645981910 ""}
{ "Info" "" "" "2021.03.24.21:19:41 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2021.03.24.21:19:41 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1616645981923 ""}
{ "Info" "" "" "2021.03.24.21:19:42 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2021.03.24.21:19:42 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1616645982776 ""}
{ "Error" "" "" "2021.03.24.21:19:42 Error: bit_flipper_0: bit_flipper does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2021.03.24.21:19:42 Error: bit_flipper_0: bit_flipper does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1616645982777 ""}
{ "Error" "" "" "2021.03.24.21:19:42 Error: Generation stopped, 21 or more modules remaining" {  } {  } 0 0 "2021.03.24.21:19:42 Error: Generation stopped, 21 or more modules remaining" 0 0 "Shell" 0 -1 1616645982777 ""}
{ "Info" "" "" "2021.03.24.21:19:42 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 33 modules, 17 files" {  } {  } 0 0 "2021.03.24.21:19:42 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 33 modules, 17 files" 0 0 "Shell" 0 -1 1616645982778 ""}
{ "Error" "" "" "2021.03.24.21:19:42 Error: qsys-generate failed with exit code 1: 2 Errors, 11 Warnings" {  } {  } 0 0 "2021.03.24.21:19:42 Error: qsys-generate failed with exit code 1: 2 Errors, 11 Warnings" 0 0 "Shell" 0 -1 1616645982800 ""}
{ "Info" "" "" "2021.03.24.21:19:42 Info: Finished: Create simulation model" {  } {  } 0 0 "2021.03.24.21:19:42 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1616645982800 ""}
{ "Info" "" "" "2021.03.24.21:19:42 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2021.03.24.21:19:42 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1616645982800 ""}
{ "Info" "" --use-relative-paths=true" "" "2021.03.24.21:19:42 Info: sim-script-gen --spd=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd\" --output-directory=\"C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:42 Info: sim-script-gen --spd=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd\" --output-directory=\"C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645982801 ""}
{ "Info" " --use-relative-paths=true" "" "2021.03.24.21:19:42 Info: Doing: ip-make-simscript --spd=C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd --output-directory=C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:42 Info: Doing: ip-make-simscript --spd=C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\CPEN391_Computer.spd --output-directory=C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645982806 ""}
{ "Info" " directory:" "" "2021.03.24.21:19:43 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983596 ""}
{ "Info" "msim_setup.tcl" "" "2021.03.24.21:19:43 Info:     mentor" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     mentor" 0 0 "Shell" 0 -1 1616645983597 ""}
{ "Info" " directory:" "" "2021.03.24.21:19:43 Info: Generating the following file(s) for VCS simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Generating the following file(s) for VCS simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983603 ""}
{ "Info" "vcs_setup.sh" "" "2021.03.24.21:19:43 Info:     synopsys/vcs" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1616645983615 ""}
{ "Info" " directory:" "" "2021.03.24.21:19:43 Info: Generating the following file(s) for VCSMX simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Generating the following file(s) for VCSMX simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983619 ""}
{ "Info" "synopsys_sim.setup" "" "2021.03.24.21:19:43 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1616645983629 ""}
{ "Info" "vcsmx_setup.sh" "" "2021.03.24.21:19:43 Info:     synopsys/vcsmx" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1616645983641 ""}
{ "Info" " directory:" "" "2021.03.24.21:19:43 Info: Generating the following file(s) for NCSIM simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Generating the following file(s) for NCSIM simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983653 ""}
{ "Info" "cds.lib" "" "2021.03.24.21:19:43 Info:     cadence" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     cadence" 0 0 "Shell" 0 -1 1616645983655 ""}
{ "Info" "hdl.var" "" "2021.03.24.21:19:43 Info:     cadence" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     cadence" 0 0 "Shell" 0 -1 1616645983673 ""}
{ "Info" "ncsim_setup.sh" "" "2021.03.24.21:19:43 Info:     cadence" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     cadence" 0 0 "Shell" 0 -1 1616645983674 ""}
{ "Info" " directory" "" "2021.03.24.21:19:43 Info:     14 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     14 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1616645983675 ""}
{ "Info" " directory:" "" "2021.03.24.21:19:43 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983678 ""}
{ "Info" "rivierapro_setup.tcl" "" "2021.03.24.21:19:43 Info:     aldec" {  } {  } 0 0 "2021.03.24.21:19:43 Info:     aldec" 0 0 "Shell" 0 -1 1616645983679 ""}
{ "Info" "." "" "2021.03.24.21:19:43 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" {  } {  } 0 0 "2021.03.24.21:19:43 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation" 0 0 "Shell" 0 -1 1616645983680 ""}
{ "Info" "" "" "2021.03.24.21:19:43 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2021.03.24.21:19:43 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1616645983680 ""}
{ "Info" "" "" "2021.03.24.21:19:43 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2021.03.24.21:19:43 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1616645983680 ""}
{ "Info" "" "" "2021.03.24.21:19:43 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1616645983680 ""}
{ "Info" "" "" "2021.03.24.21:19:43 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2021.03.24.21:19:43 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1616645983681 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2021.03.24.21:19:43 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2021.03.24.21:19:43 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1616645983686 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Reading input file" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Reading input file" 0 0 "Shell" 0 -1 1616645984036 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1616645984038 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1616645984040 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984045 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1616645984045 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984045 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1616645984046 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984046 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1616645984046 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1616645984046 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1616645984046 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1616645984047 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1616645984047 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616645984047 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1616645984047 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616645984047 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1616645984048 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616645984048 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1616645984048 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616645984048 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1616645984048 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984049 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1616645984049 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984049 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module LEDS" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1616645984049 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1616645984049 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1616645984050 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984050 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1616645984050 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1616645984050 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1616645984050 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616645984051 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1616645984051 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1616645984051 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module SysID" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1616645984051 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1616645984052 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1616645984052 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1616645984052 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1616645984052 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Building connections" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Building connections" 0 0 "Shell" 0 -1 1616645984052 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1616645984054 ""}
{ "Info" "" "" "2021.03.24.21:19:44 Info: Validating" {  } {  } 0 0 "2021.03.24.21:19:44 Info: Validating" 0 0 "Shell" 0 -1 1616645984056 ""}
{ "Info" "" "" "2021.03.24.21:19:58 Info: Done reading input file" {  } {  } 0 0 "2021.03.24.21:19:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1616645998849 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1616646008988 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1616646008988 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1616646008988 ""}
{ "Warning" "" "" "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1616646008989 ""}
{ "Warning" "" "" "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.24.21:20:08 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1616646008990 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Info" "" "" "2021.03.24.21:20:08 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2021.03.24.21:20:08 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1616646008995 ""}
{ "Warning" "" "" "2021.03.24.21:20:09 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2021.03.24.21:20:09 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1616646009002 ""}
{ "Info" "" "" "2021.03.24.21:20:09 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.03.24.21:20:09 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1616646009636 ""}
{ "Info" "" "" "2021.03.24.21:20:09 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2021.03.24.21:20:09 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1616646009636 ""}
{ "Info" "" "" "2021.03.24.21:20:09 Info:" {  } {  } 0 0 "2021.03.24.21:20:09 Info:" 0 0 "Shell" 0 -1 1616646009637 ""}
{ "Info" "" "" "2021.03.24.21:20:09 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2021.03.24.21:20:09 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1616646009637 ""}
{ "Info" "" "" "2021.03.24.21:20:09 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2021.03.24.21:20:09 Info: qsys-generate \"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\wensh\\OneDrive - alumni.ubc.ca\\Documents\\University\\Year 3 Term 2\\CPEN 391\\CPEN391_Computer (Verilog) UART - For 391 Students\\CPEN391_Computer\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1616646009638 ""}
{ "Info" "CPEN391_Computer.qsys" "" "2021.03.24.21:20:09 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" {  } {  } 0 0 "2021.03.24.21:20:09 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students" 0 0 "Shell" 0 -1 1616646009649 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Reading input file" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Reading input file" 0 0 "Shell" 0 -1 1616646010402 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1616646010406 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1616646010412 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding HEX0_1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010422 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module HEX0_1" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module HEX0_1" 0 0 "Shell" 0 -1 1616646010422 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding HEX2_3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010422 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module HEX2_3" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module HEX2_3" 0 0 "Shell" 0 -1 1616646010426 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding HEX4_5 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010426 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module HEX4_5" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module HEX4_5" 0 0 "Shell" 0 -1 1616646010426 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding IO_Bridge \[altera_up_avalon_to_external_bus_bridge 18.0\]" 0 0 "Shell" 0 -1 1616646010428 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module IO_Bridge" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module IO_Bridge" 0 0 "Shell" 0 -1 1616646010428 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1616646010428 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1616646010428 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding JTAG_To_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616646010431 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module JTAG_To_FPGA_Bridge" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module JTAG_To_FPGA_Bridge" 0 0 "Shell" 0 -1 1616646010431 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding JTAG_To_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1616646010431 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module JTAG_To_HPS_Bridge" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module JTAG_To_HPS_Bridge" 0 0 "Shell" 0 -1 1616646010431 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616646010431 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1616646010434 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1616646010434 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1616646010436 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding LCD_0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010437 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module LCD_0" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module LCD_0" 0 0 "Shell" 0 -1 1616646010437 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding LEDS \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module LEDS" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module LEDS" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding PushButtons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module PushButtons" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module PushButtons" 0 0 "Shell" 0 -1 1616646010438 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module SysID" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1616646010442 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1616646010446 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Adding bit_flipper_0 \[bit_flipper 1.0\]" 0 0 "Shell" 0 -1 1616646010446 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing module bit_flipper_0" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing module bit_flipper_0" 0 0 "Shell" 0 -1 1616646010446 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Building connections" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Building connections" 0 0 "Shell" 0 -1 1616646010446 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Parameterizing connections" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1616646010451 ""}
{ "Info" "" "" "2021.03.24.21:20:10 Info: Validating" {  } {  } 0 0 "2021.03.24.21:20:10 Info: Validating" 0 0 "Shell" 0 -1 1616646010454 ""}
{ "Info" "" "" "2021.03.24.21:20:32 Info: Done reading input file" {  } {  } 0 0 "2021.03.24.21:20:32 Info: Done reading input file" 0 0 "Shell" 0 -1 1616646032561 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1616646042042 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1616646042042 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1616646042042 ""}
{ "Warning" "" "" "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1616646042046 ""}
{ "Warning" "" "" "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.24.21:20:42 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1616646042046 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Info" "" "" "2021.03.24.21:20:42 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2021.03.24.21:20:42 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1616646042051 ""}
{ "Warning" "" "" "2021.03.24.21:20:42 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" {  } {  } 0 0 "2021.03.24.21:20:42 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1616646042055 ""}
{ "Info" "" "" "2021.03.24.21:20:49 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH" {  } {  } 0 0 "2021.03.24.21:20:49 Info: CPEN391_Computer: Generating CPEN391_Computer \"CPEN391_Computer\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1616646049116 ""}
{ "Info" "" "" "2021.03.24.21:21:10 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2021.03.24.21:21:10 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1616646070430 ""}
{ "Warning" "" "" "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1616646071974 ""}
{ "Warning" "" "" "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1616646071974 ""}
{ "Warning" "" "" "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1616646071981 ""}
{ "Warning" "" "" "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2021.03.24.21:21:11 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1616646071981 ""}
{ "Info" "" "" "2021.03.24.21:21:30 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2021.03.24.21:21:30 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1616646090899 ""}
{ "Info" "" "" "2021.03.24.21:21:32 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2021.03.24.21:21:32 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1616646092479 ""}
{ "Info" "" "" "2021.03.24.21:21:33 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2021.03.24.21:21:33 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1616646093614 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2021.03.24.21:21:33 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2021.03.24.21:21:33 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1616646093622 ""}
{ "Warning" "" "" "2021.03.24.21:21:33 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2021.03.24.21:21:33 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1616646093622 ""}
{ "Warning" "" "" "2021.03.24.21:21:33 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2021.03.24.21:21:33 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1616646093626 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2021.03.24.21:21:38 Info: ARM_A9_HPS: \"CPEN391_Computer\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1616646098106 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2021.03.24.21:21:38 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1616646098141 ""}
{ "Info" "CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:38 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0014_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0014_HEX0_1_gen/" {  } {  } 0 0 "2021.03.24.21:21:38 Info: HEX0_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0014_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0014_HEX0_1_gen/" 0 0 "Shell" 0 -1 1616646098142 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" {  } {  } 0 0 "2021.03.24.21:21:38 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'" 0 0 "Shell" 0 -1 1616646098474 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" {  } {  } 0 0 "2021.03.24.21:21:38 Info: HEX0_1: \"CPEN391_Computer\" instantiated altera_avalon_pio \"HEX0_1\"" 0 0 "Shell" 0 -1 1616646098480 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" {  } {  } 0 0 "2021.03.24.21:21:38 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge" 0 0 "Shell" 0 -1 1616646098485 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" {  } {  } 0 0 "2021.03.24.21:21:38 Info: IO_Bridge: \"CPEN391_Computer\" instantiated altera_up_avalon_to_external_bus_bridge \"IO_Bridge\"" 0 0 "Shell" 0 -1 1616646098550 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2021.03.24.21:21:38 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1616646098567 ""}
{ "Info" "CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:38 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0016_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0016_Interval_Timer_gen/" {  } {  } 0 0 "2021.03.24.21:21:38 Info: Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0016_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0016_Interval_Timer_gen/" 0 0 "Shell" 0 -1 1616646098567 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" {  } {  } 0 0 "2021.03.24.21:21:38 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'" 0 0 "Shell" 0 -1 1616646098942 ""}
{ "Info" "" "" "2021.03.24.21:21:38 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 0 "2021.03.24.21:21:38 Info: Interval_Timer: \"CPEN391_Computer\" instantiated altera_avalon_timer \"Interval_Timer\"" 0 0 "Shell" 0 -1 1616646098951 ""}
{ "Info" "" "" "2021.03.24.21:21:40 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" {  } {  } 0 0 "2021.03.24.21:21:40 Info: JTAG_To_FPGA_Bridge: \"CPEN391_Computer\" instantiated altera_jtag_avalon_master \"JTAG_To_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1616646100519 ""}
{ "Info" "" "" "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1616646100548 ""}
{ "Info" "CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0017_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0017_JTAG_UART_for_ARM_0_gen/" {  } {  } 0 0 "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0017_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0017_JTAG_UART_for_ARM_0_gen/" 0 0 "Shell" 0 -1 1616646100548 ""}
{ "Info" "" "" "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" {  } {  } 0 0 "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'" 0 0 "Shell" 0 -1 1616646100921 ""}
{ "Info" "" "" "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" {  } {  } 0 0 "2021.03.24.21:21:40 Info: JTAG_UART_for_ARM_0: \"CPEN391_Computer\" instantiated altera_avalon_jtag_uart \"JTAG_UART_for_ARM_0\"" 0 0 "Shell" 0 -1 1616646100946 ""}
{ "Info" "" "" "2021.03.24.21:21:40 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2021.03.24.21:21:40 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1616646100951 ""}
{ "Info" "CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:40 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0018_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0018_LCD_0_gen/" {  } {  } 0 0 "2021.03.24.21:21:40 Info: LCD_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0018_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0018_LCD_0_gen/" 0 0 "Shell" 0 -1 1616646100955 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'" 0 0 "Shell" 0 -1 1616646101351 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LCD_0: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LCD_0\"" 0 0 "Shell" 0 -1 1616646101357 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1616646101367 ""}
{ "Info" "CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:41 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0019_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0019_LEDS_gen/" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0019_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0019_LEDS_gen/" 0 0 "Shell" 0 -1 1616646101367 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'" 0 0 "Shell" 0 -1 1616646101649 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 0 "2021.03.24.21:21:41 Info: LEDS: \"CPEN391_Computer\" instantiated altera_avalon_pio \"LEDS\"" 0 0 "Shell" 0 -1 1616646101662 ""}
{ "Info" "" "" "2021.03.24.21:21:41 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2021.03.24.21:21:41 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1616646101682 ""}
{ "Info" "CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:41 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0020_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0020_Onchip_SRAM_gen/" {  } {  } 0 0 "2021.03.24.21:21:41 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0020_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0020_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1616646101682 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" {  } {  } 0 0 "2021.03.24.21:21:42 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'" 0 0 "Shell" 0 -1 1616646102048 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2021.03.24.21:21:42 Info: Onchip_SRAM: \"CPEN391_Computer\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1616646102082 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2021.03.24.21:21:42 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1616646102093 ""}
{ "Info" "CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:42 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0021_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0021_PushButtons_gen/" {  } {  } 0 0 "2021.03.24.21:21:42 Info: PushButtons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0021_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0021_PushButtons_gen/" 0 0 "Shell" 0 -1 1616646102094 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" {  } {  } 0 0 "2021.03.24.21:21:42 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'" 0 0 "Shell" 0 -1 1616646102465 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" {  } {  } 0 0 "2021.03.24.21:21:42 Info: PushButtons: \"CPEN391_Computer\" instantiated altera_avalon_pio \"PushButtons\"" 0 0 "Shell" 0 -1 1616646102511 ""}
{ "Info" "" "" "2021.03.24.21:21:42 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2021.03.24.21:21:42 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1616646102538 ""}
{ "Info" "CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:42 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0022_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0022_SDRAM_gen/" {  } {  } 0 0 "2021.03.24.21:21:42 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0022_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0022_SDRAM_gen/" 0 0 "Shell" 0 -1 1616646102538 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" {  } {  } 0 0 "2021.03.24.21:21:43 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'" 0 0 "Shell" 0 -1 1616646103307 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2021.03.24.21:21:43 Info: SDRAM: \"CPEN391_Computer\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1616646103367 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2021.03.24.21:21:43 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1616646103378 ""}
{ "Info" "CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2021.03.24.21:21:43 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0023_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0023_Slider_Switches_gen/" {  } {  } 0 0 "2021.03.24.21:21:43 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0023_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wensh/AppData/Local/Temp/alt8711_2689927512451197500.dir/0023_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1616646103378 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" {  } {  } 0 0 "2021.03.24.21:21:43 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'" 0 0 "Shell" 0 -1 1616646103738 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2021.03.24.21:21:43 Info: Slider_Switches: \"CPEN391_Computer\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1616646103751 ""}
{ "Info" "" "" "2021.03.24.21:21:43 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2021.03.24.21:21:43 Info: SysID: \"CPEN391_Computer\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1616646103759 ""}
{ "Info" "" "" "2021.03.24.21:21:46 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2021.03.24.21:21:46 Info: System_PLL: \"CPEN391_Computer\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1616646106289 ""}
{ "Info" "" "" "2021.03.24.21:21:46 Info: bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\"" {  } {  } 0 0 "2021.03.24.21:21:46 Info: bit_flipper_0: \"CPEN391_Computer\" instantiated bit_flipper \"bit_flipper_0\"" 0 0 "Shell" 0 -1 1616646106292 ""}
{ "Info" "" "" "2021.03.24.21:22:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646122553 ""}
{ "Info" "" "" "2021.03.24.21:22:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646123562 ""}
{ "Info" "" "" "2021.03.24.21:22:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646124535 ""}
{ "Info" "" "" "2021.03.24.21:22:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646125426 ""}
{ "Info" "" "" "2021.03.24.21:22:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646126328 ""}
{ "Info" "" "" "2021.03.24.21:22:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646127182 ""}
{ "Info" "" "" "2021.03.24.21:22:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646128159 ""}
{ "Info" "" "" "2021.03.24.21:22:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:09 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646129051 ""}
{ "Info" "" "" "2021.03.24.21:22:09 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:09 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646129973 ""}
{ "Info" "" "" "2021.03.24.21:22:10 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:10 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646130757 ""}
{ "Info" "" "" "2021.03.24.21:22:11 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:11 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646131501 ""}
{ "Info" "" "" "2021.03.24.21:22:12 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:12 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646132308 ""}
{ "Info" "" "" "2021.03.24.21:22:13 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:13 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646133177 ""}
{ "Info" "" "" "2021.03.24.21:22:14 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:14 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646134051 ""}
{ "Info" "" "" "2021.03.24.21:22:14 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2021.03.24.21:22:14 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1616646134779 ""}
{ "Info" "" "" "2021.03.24.21:22:29 Info: mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2021.03.24.21:22:29 Info: mm_interconnect_0: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1616646149728 ""}
{ "Info" "" "" "2021.03.24.21:22:32 Info: mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2021.03.24.21:22:32 Info: mm_interconnect_1: \"CPEN391_Computer\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1616646152561 ""}
{ "Info" "" "" "2021.03.24.21:22:32 Info: irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2021.03.24.21:22:32 Info: irq_mapper: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1616646152610 ""}
{ "Info" "" "" "2021.03.24.21:22:32 Info: irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2021.03.24.21:22:32 Info: irq_mapper_001: \"CPEN391_Computer\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1616646152618 ""}
{ "Info" "" "" "2021.03.24.21:22:32 Info: rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2021.03.24.21:22:32 Info: rst_controller: \"CPEN391_Computer\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1616646152712 ""}
{ "Info" "" "" "2021.03.24.21:22:33 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2021.03.24.21:22:33 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1616646153735 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1616646155462 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_To_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1616646155669 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: timing_adt: \"JTAG_To_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1616646155708 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: fifo: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1616646155735 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: b2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: b2p: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1616646155754 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: p2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: p2b: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1616646155781 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: transacto: \"JTAG_To_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1616646155808 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: b2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: b2p_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1616646155848 ""}
{ "Info" "" "" "2021.03.24.21:22:35 Info: p2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2021.03.24.21:22:35 Info: p2b_adapter: \"JTAG_To_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1616646155862 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1616646156048 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1616646156072 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: JTAG_To_FPGA_Bridge_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_To_FPGA_Bridge_master_translator\"" 0 0 "Shell" 0 -1 1616646156099 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" 0 0 "Shell" 0 -1 1616646156116 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1616646156157 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: JTAG_To_FPGA_Bridge_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_To_FPGA_Bridge_master_agent\"" 0 0 "Shell" 0 -1 1616646156185 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" 0 0 "Shell" 0 -1 1616646156238 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1616646156315 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1616646156359 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1616646156408 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1616646156457 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1616646156507 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1616646156553 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1616646156598 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" 0 0 "Shell" 0 -1 1616646156640 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1616646156694 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646156739 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646156739 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1616646156916 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646156951 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646156956 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:36 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646156958 ""}
{ "Info" "" "" "2021.03.24.21:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.24.21:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1616646156992 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1616646157009 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1616646157086 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1616646157144 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157189 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" 0 0 "Shell" 0 -1 1616646157236 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157240 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1616646157270 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1616646157286 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" 0 0 "Shell" 0 -1 1616646157298 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1616646157329 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157333 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1616646157381 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157389 ""}
{ "Info" "" "" "2021.03.24.21:22:37 Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 0 "2021.03.24.21:22:37 Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1616646157423 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157423 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:37 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646157456 ""}
{ "Info" "" "" "2021.03.24.21:22:39 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2021.03.24.21:22:39 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1616646159092 ""}
{ "Info" "" "" "2021.03.24.21:22:40 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2021.03.24.21:22:40 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1616646160819 ""}
{ "Info" "" "" "2021.03.24.21:22:40 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2021.03.24.21:22:40 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1616646160873 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646160873 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646160877 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:40 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646160877 ""}
{ "Info" "" "" "2021.03.24.21:22:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2021.03.24.21:22:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1616646160928 ""}
{ "Info" "" "" "2021.03.24.21:22:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2021.03.24.21:22:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1616646160970 ""}
{ "Info" "" "" "2021.03.24.21:22:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2021.03.24.21:22:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1616646160987 ""}
{ "Info" "" "" "2021.03.24.21:22:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2021.03.24.21:22:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1616646161022 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:41 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:41 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646161026 ""}
{ "Info" "" "" "2021.03.24.21:22:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2021.03.24.21:22:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1616646161038 ""}
{ "Info" "" "" "2021.03.24.21:22:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2021.03.24.21:22:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1616646161072 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2021.03.24.21:22:41 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" {  } {  } 0 0 "2021.03.24.21:22:41 Info: Reusing file C:/Users/wensh/OneDrive - alumni.ubc.ca/Documents/University/Year 3 Term 2/CPEN 391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules" 0 0 "Shell" 0 -1 1616646161074 ""}
{ "Info" "" "" "2021.03.24.21:23:32 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2021.03.24.21:23:32 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1616646212630 ""}
{ "Info" "" "" "2021.03.24.21:23:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.24.21:23:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1616646212738 ""}
{ "Info" "" "" "2021.03.24.21:23:32 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2021.03.24.21:23:32 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1616646212751 ""}
{ "Info" "" "" "2021.03.24.21:23:32 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 139 files" {  } {  } 0 0 "2021.03.24.21:23:32 Info: CPEN391_Computer: Done \"CPEN391_Computer\" with 71 modules, 139 files" 0 0 "Shell" 0 -1 1616646212752 ""}
{ "Info" "" "" "2021.03.24.21:23:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2021.03.24.21:23:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1616646215116 ""}
{ "Info" "" "" "2021.03.24.21:23:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2021.03.24.21:23:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1616646215116 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "CPEN391_Computer.BAK.qsys CPEN391_Computer.qsys " "Restoring file \"CPEN391_Computer.BAK.qsys\" to \"CPEN391_Computer.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1616646240286 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "CPEN391_Computer.qsys " "Error upgrading Platform Designer file \"CPEN391_Computer.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1616646240286 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll VGA_CLOCK_GEN.vhd " "Completed upgrading IP component altera_pll with file \"VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1616646240287 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "CPEN391_Computer.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"CPEN391_Computer.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1616646240290 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1616646262429 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 26 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616646262429 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 24 21:24:22 2021 " "Processing ended: Wed Mar 24 21:24:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616646262429 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:06:51 " "Elapsed time: 00:06:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616646262429 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:08:13 " "Total CPU time (on all processors): 00:08:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616646262429 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1616646262429 ""}
