D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_ram_old.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/soc_tcm_single_uart.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_ram.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_old.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
