--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf -ucf chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422872 paths analyzed, 85756 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.405ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16082 (SLICE_X63Y3.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_18 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16082 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.675 - 1.629)
  Source Clock:         clk_out_OBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_18 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16082
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y142.BMUX   Tshcko                0.655   I2S_Input/i2si_Fifo/fifo_out_data<16>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_18
    SLICE_X63Y3.A2       net (fanout=511)     16.666   I2S_Input/i2si_Fifo/fifo_out_data<18>
    SLICE_X63Y3.CLK      Tas                   0.095   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16089>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux297111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16082
    -------------------------------------------------  ---------------------------
    Total                                     17.416ns (0.750ns logic, 16.666ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16115 (SLICE_X62Y4.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_19 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16115 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (1.675 - 1.622)
  Source Clock:         clk_out_OBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_19 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y142.BQ     Tcko                  0.518   I2S_Input/i2si_Fifo/fifo_out_data<19>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_19
    SLICE_X62Y4.D2       net (fanout=510)     16.614   I2S_Input/i2si_Fifo/fifo_out_data<19>
    SLICE_X62Y4.CLK      Tas                   0.039   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16097>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux266111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16115
    -------------------------------------------------  ---------------------------
    Total                                     17.171ns (0.557ns logic, 16.614ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16114 (SLICE_X63Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_18 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16114 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.050ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.675 - 1.629)
  Source Clock:         clk_out_OBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_18 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y142.BMUX   Tshcko                0.655   I2S_Input/i2si_Fifo/fifo_out_data<16>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_18
    SLICE_X63Y5.A4       net (fanout=511)     16.300   I2S_Input/i2si_Fifo/fifo_out_data<18>
    SLICE_X63Y5.CLK      Tas                   0.095   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16121>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux265111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16114
    -------------------------------------------------  ---------------------------
    Total                                     17.050ns (0.750ns logic, 16.300ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2S_Input/Deserializer/out_rgt_8 (SLICE_X28Y154.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Input/Deserializer/out_rgt_7 (FF)
  Destination:          I2S_Input/Deserializer/out_rgt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.352ns (0.868 - 0.516)
  Source Clock:         clk_out_OBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Input/Deserializer/out_rgt_7 to I2S_Input/Deserializer/out_rgt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y143.DQ     Tcko                  0.141   I2S_Input/Deserializer/out_rgt<7>
                                                       I2S_Input/Deserializer/out_rgt_7
    SLICE_X28Y154.AX     net (fanout=2)        0.343   I2S_Input/Deserializer/out_rgt<7>
    SLICE_X28Y154.CLK    Tckdi       (-Th)     0.070   I2S_Input/Deserializer/out_rgt<11>
                                                       I2S_Input/Deserializer/out_rgt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.071ns logic, 0.343ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_6 (SLICE_X40Y102.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_6 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.834 - 0.568)
  Source Clock:         clk_out_OBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_6 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y98.CQ      Tcko                  0.164   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<6>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_6
    SLICE_X40Y102.CX     net (fanout=1)        0.234   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<6>
    SLICE_X40Y102.CLK    Tckdi       (-Th)     0.070   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out<7>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.094ns logic, 0.234ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point I2S_Output/Serializer/lft_data_8 (SLICE_X29Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Output/i2so_Fifo/fifo_out_data_24 (FF)
  Destination:          I2S_Output/Serializer/lft_data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.279ns (0.842 - 0.563)
  Source Clock:         clk_out_OBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_out_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Output/i2so_Fifo/fifo_out_data_24 to I2S_Output/Serializer/lft_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y103.AQ     Tcko                  0.164   I2S_Output/i2so_Fifo/fifo_out_data<23>
                                                       I2S_Output/i2so_Fifo/fifo_out_data_24
    SLICE_X29Y97.AX      net (fanout=1)        0.250   I2S_Output/i2so_Fifo/fifo_out_data<24>
    SLICE_X29Y97.CLK     Tckdi       (-Th)     0.070   I2S_Output/Serializer/lft_data<11>
                                                       I2S_Output/Serializer/lft_data_8
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.094ns logic, 0.250ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<27>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem30/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: clk_out_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<27>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem30/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: clk_out_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<27>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem29/DP/CLK
  Location pin: SLICE_X10Y141.CLK
  Clock network: clk_out_OBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.405|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 422872 paths, 0 nets, and 135645 connections

Design statistics:
   Minimum period:  17.405ns{1}   (Maximum frequency:  57.455MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 27 15:51:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1200 MB



