// Seed: 1152191154
module module_0 (
    input logic id_0,
    output id_1
);
  always @(posedge id_0) begin
    id_1 <= 1'h0;
  end
endmodule
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`resetall `timescale 1ps / 1ps `default_nettype module_0
`define pp_7 0
