module top_module(
    input clk,
    input areset,

    input predict_valid,
    input predict_taken,
    output [31:0] predict_history,

    input train_mispredicted,
    input train_taken,
    input [31:0] train_history
);
    
    always @(posedge clk, posedge areset) begin
        if (areset) begin
            predict_history = 0;
        end
        else begin
            if(train_mispredicted) predict_history = (train_history << 1) | train_taken;
            else begin 
                predict_history = predict_valid ? ( (predict_history << 1) | predict_taken): predict_history;
            end
        end
    end

endmodule
