Here is the complete verilog code for the radix-2 divider module:

```verilog
module radix2_div (
    input clk,
    input rst,
    input sign,
    input [7:0] dividend,
    input [7:0] divisor,
    input opn_valid,
    output reg res_valid,
    output reg [15:0] result
);

reg [7:0] SR;
reg [7:0] NEG_DIVISOR;
reg [3:0] cnt;
reg start_cnt;

always @(posedge clk or posedge rst) begin
    if (rst) begin
        SR <= 8'b0;
        NEG_DIVISOR <= 8'b0;
        cnt <= 4'b0;
        start_cnt <= 1'b0;
        res_valid <= 1'b0;
        result <= 16'b0;
    end else begin
        if (opn_valid && !res_valid) begin
            SR <= {1'b0, dividend};
            NEG_DIVISOR <= (sign ? -divisor : divisor);
            cnt <= 4'b1;
            start_cnt <= 1'b1;
        end
        
        if (start_cnt) begin
            if (cnt == 4'b1000) begin
                cnt <= 4'b0;
                start_cnt <= 1'b0;
                result[15:8] <= SR[7:0];
                result[7:0] <= SR[15:8];
                res_valid <= 1'b1;    
            end else begin
                cnt <= cnt + 1;
                SR <= (SR[7] == 1'b1) ? (SR << 1) + NEG_DIVISOR : (SR << 1);
            end
        end
    end
end

endmodule
```

I have implemented the radix-2 divider module as specified in the requirements. The module performs division on 8-bit signed or unsigned integers and outputs a 16-bit result consisting of both the quotient and remainder. The code includes the necessary initialization, division process, and result validity check based on input signals.