Analysis & Synthesis report for Project3
Wed Dec 28 12:39:59 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated
 19. Source assignments for execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0|altsyncram_hdh1:auto_generated
 20. Source assignments for execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1|altsyncram_hdh1:auto_generated
 21. Source assignments for execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated
 22. Parameter Settings for User Entity Instance: display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: display_if:mydisplay|VGA_Sync:mysync
 24. Parameter Settings for Inferred Entity Instance: display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0
 25. Parameter Settings for Inferred Entity Instance: execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0
 26. Parameter Settings for Inferred Entity Instance: execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1
 27. Parameter Settings for Inferred Entity Instance: execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0
 28. Parameter Settings for Inferred Entity Instance: execWrite:EW|alu:myalu|lpm_mult:Mult1
 29. Parameter Settings for Inferred Entity Instance: execWrite:EW|alu:myalu|lpm_mult:Mult0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "display:hex6_display"
 34. Port Connectivity Checks: "display:hex5_display"
 35. Port Connectivity Checks: "display:hex4_display"
 36. Port Connectivity Checks: "display:hex3_display"
 37. Port Connectivity Checks: "display:hex2_display"
 38. Port Connectivity Checks: "display:hex1_display"
 39. Port Connectivity Checks: "display:hex0_display"
 40. Port Connectivity Checks: "display_if:mydisplay|VGA_Sync:mysync"
 41. Port Connectivity Checks: "display_if:mydisplay"
 42. Port Connectivity Checks: "execWrite:EW|regfile32x32:regis"
 43. Port Connectivity Checks: "execWrite:EW"
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 28 12:39:59 2016     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; Project3                                  ;
; Top-level Entity Name              ; my_video_test                             ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,228                                     ;
;     Total combinational functions  ; 2,066                                     ;
;     Dedicated logic registers      ; 389                                       ;
; Total registers                    ; 389                                       ;
; Total pins                         ; 114                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 211,488                                   ;
; Embedded Multiplier 9-bit elements ; 16                                        ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; my_video_test      ; Project3           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; one_more_time_2.txt                            ; yes             ; User File                                             ; /acct/talleyad/Documents/CSCE-611/Project7/one_more_time_2.txt                             ;         ;
; sincos.txt                                     ; yes             ; User File                                             ; /acct/talleyad/Documents/CSCE-611/Project7/sincos.txt                                      ;         ;
; registerFile.v                                 ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/registerFile.v                                  ;         ;
; Display.v                                      ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/Display.v                                       ;         ;
; execWrite.v                                    ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/execWrite.v                                     ;         ;
; VGA_PLL.v                                      ; yes             ; User Wizard-Generated File                            ; /acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v                                       ;         ;
; alu.v                                          ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/alu.v                                           ;         ;
; dataMemory.v                                   ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/dataMemory.v                                    ;         ;
; controlUnit.v                                  ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/controlUnit.v                                   ;         ;
; display_if.v                                   ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/display_if.v                                    ;         ;
; vmem8192x24.v                                  ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/vmem8192x24.v                                   ;         ;
; display.v                                      ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/display.v                                       ;         ;
; VGA_Sync.v                                     ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/VGA_Sync.v                                      ;         ;
; fetch_lab5.v                                   ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/fetch_lab5.v                                    ;         ;
; my_video_test.v                                ; yes             ; User Verilog HDL File                                 ; /acct/talleyad/Documents/CSCE-611/Project7/my_video_test.v                                 ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal120.inc                                 ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_i9d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_i9d1.tdf                          ;         ;
; db/altsyncram_hdh1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_hdh1.tdf                          ;         ;
; db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif  ;         ;
; db/altsyncram_kbd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /acct/talleyad/Documents/CSCE-611/Project7/db/altsyncram_kbd1.tdf                          ;         ;
; db/Project3.ram0_dataMemory_114200bc.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_dataMemory_114200bc.hdl.mif    ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /acct/talleyad/Documents/CSCE-611/Project7/db/mult_7dt.tdf                                 ;         ;
; db/mult_46t.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /acct/talleyad/Documents/CSCE-611/Project7/db/mult_46t.tdf                                 ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,228          ;
;                                             ;                ;
; Total combinational functions               ; 2066           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1229           ;
;     -- 3 input functions                    ; 650            ;
;     -- <=2 input functions                  ; 187            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1689           ;
;     -- arithmetic mode                      ; 377            ;
;                                             ;                ;
; Total registers                             ; 389            ;
;     -- Dedicated logic registers            ; 389            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 114            ;
; Total memory bits                           ; 211488         ;
; Embedded Multiplier 9-bit elements          ; 16             ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 464            ;
; Total fan-out                               ; 10423          ;
; Average fan-out                             ; 3.70           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |my_video_test                                  ; 2066 (0)          ; 389 (0)      ; 211488      ; 16           ; 0       ; 8         ; 114  ; 0            ; |my_video_test                                                                                                                      ;              ;
;    |display:hex7_display|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display:hex7_display                                                                                                 ;              ;
;    |display_if:mydisplay|                       ; 61 (0)            ; 46 (0)       ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay                                                                                                 ;              ;
;       |Display:mydisplay|                       ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|Display:mydisplay                                                                               ;              ;
;          |vmem8192x24:myvmem8192x24|            ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24                                                     ;              ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0                                ;              ;
;                |altsyncram_i9d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated ;              ;
;       |VGA_PLL:mypll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|VGA_PLL:mypll                                                                                   ;              ;
;          |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component                                                           ;              ;
;       |VGA_Sync:mysync|                         ; 61 (61)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|display_if:mydisplay|VGA_Sync:mysync                                                                                 ;              ;
;    |execWrite:EW|                               ; 1998 (111)        ; 343 (115)    ; 14880       ; 16           ; 0       ; 8         ; 0    ; 0            ; |my_video_test|execWrite:EW                                                                                                         ;              ;
;       |alu:myalu|                               ; 1413 (1242)       ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |my_video_test|execWrite:EW|alu:myalu                                                                                               ;              ;
;          |lpm_mult:Mult0|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |my_video_test|execWrite:EW|alu:myalu|lpm_mult:Mult0                                                                                ;              ;
;             |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |my_video_test|execWrite:EW|alu:myalu|lpm_mult:Mult0|mult_46t:auto_generated                                                        ;              ;
;          |lpm_mult:Mult1|                       ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |my_video_test|execWrite:EW|alu:myalu|lpm_mult:Mult1                                                                                ;              ;
;             |mult_7dt:auto_generated|           ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |my_video_test|execWrite:EW|alu:myalu|lpm_mult:Mult1|mult_7dt:auto_generated                                                        ;              ;
;       |controlUnit:controller|                  ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|controlUnit:controller                                                                                  ;              ;
;       |dataMemory:datMem|                       ; 10 (10)           ; 38 (38)      ; 12832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|dataMemory:datMem                                                                                       ;              ;
;          |altsyncram:regfile_rtl_0|             ; 0 (0)             ; 0 (0)        ; 12832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0                                                              ;              ;
;             |altsyncram_kbd1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 12832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated                               ;              ;
;       |fetch:myfetch|                           ; 260 (260)         ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|fetch:myfetch                                                                                           ;              ;
;       |regfile32x32:regis|                      ; 149 (149)         ; 150 (150)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|regfile32x32:regis                                                                                      ;              ;
;          |altsyncram:regfile_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0                                                             ;              ;
;             |altsyncram_hdh1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0|altsyncram_hdh1:auto_generated                              ;              ;
;          |altsyncram:regfile_rtl_1|             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1                                                             ;              ;
;             |altsyncram_hdh1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_video_test|execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1|altsyncram_hdh1:auto_generated                              ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+
; display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 24           ; 8192         ; 24           ; 196608 ; None                                           ;
; execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port      ; 401          ; 32           ; --           ; --           ; 12832  ; db/Project3.ram0_dataMemory_114200bc.hdl.mif   ;
; execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0|altsyncram_hdh1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif ;
; execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1|altsyncram_hdh1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |my_video_test|display_if:mydisplay|VGA_PLL:mypll ; /acct/talleyad/Documents/CSCE-611/Project7/VGA_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; execWrite:EW|alu:myalu|hi[25]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[26]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[23]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[24]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[29]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[30]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[27]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[28]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[17]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[18]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[15]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[16]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[21]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[22]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[19]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[20]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[31]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[13]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[12]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[14]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[9]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[8]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[11]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[10]                       ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[5]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[4]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[7]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[6]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[1]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[0]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[3]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; execWrite:EW|alu:myalu|hi[2]                        ; execWrite:EW|alu:myalu|hi[30] ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; Register name                                 ; Reason for Removal                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; LEDR[17]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[16]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[15]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[14]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[13]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[12]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[11]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[10]~reg0                                 ; Stuck at GND due to stuck port clock                      ;
; LEDR[9]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[8]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[7]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[6]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[5]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[4]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[3]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[2]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[1]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; LEDR[0]~reg0                                  ; Stuck at GND due to stuck port clock                      ;
; execWrite:EW|regsel_WB[3]                     ; Stuck at GND due to stuck port data_in                    ;
; execWrite:EW|fetch:myfetch|instruction_EX[30] ; Stuck at GND due to stuck port data_in                    ;
; execWrite:EW|fetch:myfetch|instruction_EX[31] ; Merged with execWrite:EW|fetch:myfetch|instruction_EX[26] ;
; Total Number of Removed Registers = 21        ;                                                           ;
+-----------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 389   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 111   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[68] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[72] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[70] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[66] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[62] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[64] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[58] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[60] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[54] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[56] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[52] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[50] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[48] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[46] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[44] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[42] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[42] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[74] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[32] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[28] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[30] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[34] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[40] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[36] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[38] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[24] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[26] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[20] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[22] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[16] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[18] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[12] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[14] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[40] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[38] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[36] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[34] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[32] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[30] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[28] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[26] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[24] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[22] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[20] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[18] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[16] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[14] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[12] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[74] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[72] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[70] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[68] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[66] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[64] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[62] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[60] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[58] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[56] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[54] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[52] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[50] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[48] ; 2       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[46] ; 1       ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[44] ; 1       ;
; Total number of inverted registers = 64                  ;         ;
+----------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                 ; Megafunction                                                               ; Type ;
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|dataa[0..23] ; display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|mem_rtl_0 ; RAM  ;
; execWrite:EW|memData_WB[0..31]                                                ; execWrite:EW|dataMemory:datMem|regfile_rtl_0                               ; RAM  ;
+-------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                               ;
+----------------------------------------------------------+-----------------------------------------------+
; Register Name                                            ; RAM Name                                      ;
+----------------------------------------------------------+-----------------------------------------------+
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[0]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[1]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[2]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[3]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[4]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[5]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[6]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[7]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[8]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[9]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[10] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[11] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[12] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[13] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[14] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[15] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[16] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[17] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[18] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[19] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[20] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[21] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[22] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[23] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[24] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[25] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[26] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[27] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[28] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[29] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[30] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[31] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[32] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[33] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[34] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[35] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[36] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[37] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[38] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[39] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[40] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[41] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[42] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[43] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[44] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[45] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[46] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[47] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[48] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[49] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[50] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[51] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[52] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[53] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[54] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[55] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[56] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[57] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[58] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[59] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[60] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[61] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[62] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[63] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[64] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[65] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[66] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[67] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[68] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[69] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[70] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[71] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[72] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[73] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_0_bypass[74] ; execWrite:EW|regfile32x32:regis|regfile_rtl_0 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[0]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[1]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[2]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[3]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[4]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[5]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[6]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[7]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[8]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[9]  ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[10] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[11] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[12] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[13] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[14] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[15] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[16] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[17] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[18] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[19] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[20] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[21] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[22] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[23] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[24] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[25] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[26] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[27] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[28] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[29] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[30] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[31] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[32] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[33] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[34] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[35] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[36] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[37] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[38] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[39] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[40] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[41] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[42] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[43] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[44] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[45] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[46] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[47] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[48] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[49] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[50] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[51] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[52] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[53] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[54] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[55] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[56] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[57] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[58] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[59] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[60] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[61] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[62] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[63] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[64] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[65] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[66] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[67] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[68] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[69] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[70] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[71] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[72] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[73] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
; execWrite:EW|regfile32x32:regis|regfile_rtl_1_bypass[74] ; execWrite:EW|regfile32x32:regis|regfile_rtl_1 ;
+----------------------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                      ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------+----------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |my_video_test|execWrite:EW|fetch:myfetch|pc[3] ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |my_video_test|execWrite:EW|regdest_WB[3]       ;                            ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; |my_video_test|execWrite:EW|regdata_WB[24]      ;                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; |my_video_test|execWrite:EW|regdata_WB[2]       ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|Add4      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|Add4      ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|Add4      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|Add4      ;                            ;
; 24:1               ; 8 bits    ; 128 LEs       ; 88 LEs               ; 40 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|lo[10]    ;                            ;
; 25:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|lo[5]     ;                            ;
; 27:1               ; 6 bits    ; 108 LEs       ; 72 LEs               ; 36 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|lo[18]    ;                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 28 LEs               ; 6 LEs                  ; |my_video_test|execWrite:EW|alu:myalu|lo[2]     ;                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|lo[27]    ;                            ;
; 29:1               ; 2 bits    ; 38 LEs        ; 28 LEs               ; 10 LEs                 ; |my_video_test|execWrite:EW|alu:myalu|lo[28]    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0|altsyncram_i9d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0|altsyncram_hdh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1|altsyncram_hdh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0|altsyncram_kbd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------------------+
; Parameter Name                ; Value                     ; Type                                        ;
+-------------------------------+---------------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_PLL ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                                     ;
; LOCK_LOW                      ; 1                         ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                     ;
; BANDWIDTH                     ; 0                         ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; -9921                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                     ;
; VCO_MIN                       ; 0                         ; Untyped                                     ;
; VCO_MAX                       ; 0                         ; Untyped                                     ;
; VCO_CENTER                    ; 0                         ; Untyped                                     ;
; PFD_MIN                       ; 0                         ; Untyped                                     ;
; PFD_MAX                       ; 0                         ; Untyped                                     ;
; M_INITIAL                     ; 0                         ; Untyped                                     ;
; M                             ; 0                         ; Untyped                                     ;
; N                             ; 1                         ; Untyped                                     ;
; M2                            ; 1                         ; Untyped                                     ;
; N2                            ; 1                         ; Untyped                                     ;
; SS                            ; 1                         ; Untyped                                     ;
; C0_HIGH                       ; 0                         ; Untyped                                     ;
; C1_HIGH                       ; 0                         ; Untyped                                     ;
; C2_HIGH                       ; 0                         ; Untyped                                     ;
; C3_HIGH                       ; 0                         ; Untyped                                     ;
; C4_HIGH                       ; 0                         ; Untyped                                     ;
; C5_HIGH                       ; 0                         ; Untyped                                     ;
; C6_HIGH                       ; 0                         ; Untyped                                     ;
; C7_HIGH                       ; 0                         ; Untyped                                     ;
; C8_HIGH                       ; 0                         ; Untyped                                     ;
; C9_HIGH                       ; 0                         ; Untyped                                     ;
; C0_LOW                        ; 0                         ; Untyped                                     ;
; C1_LOW                        ; 0                         ; Untyped                                     ;
; C2_LOW                        ; 0                         ; Untyped                                     ;
; C3_LOW                        ; 0                         ; Untyped                                     ;
; C4_LOW                        ; 0                         ; Untyped                                     ;
; C5_LOW                        ; 0                         ; Untyped                                     ;
; C6_LOW                        ; 0                         ; Untyped                                     ;
; C7_LOW                        ; 0                         ; Untyped                                     ;
; C8_LOW                        ; 0                         ; Untyped                                     ;
; C9_LOW                        ; 0                         ; Untyped                                     ;
; C0_INITIAL                    ; 0                         ; Untyped                                     ;
; C1_INITIAL                    ; 0                         ; Untyped                                     ;
; C2_INITIAL                    ; 0                         ; Untyped                                     ;
; C3_INITIAL                    ; 0                         ; Untyped                                     ;
; C4_INITIAL                    ; 0                         ; Untyped                                     ;
; C5_INITIAL                    ; 0                         ; Untyped                                     ;
; C6_INITIAL                    ; 0                         ; Untyped                                     ;
; C7_INITIAL                    ; 0                         ; Untyped                                     ;
; C8_INITIAL                    ; 0                         ; Untyped                                     ;
; C9_INITIAL                    ; 0                         ; Untyped                                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                                     ;
; C0_PH                         ; 0                         ; Untyped                                     ;
; C1_PH                         ; 0                         ; Untyped                                     ;
; C2_PH                         ; 0                         ; Untyped                                     ;
; C3_PH                         ; 0                         ; Untyped                                     ;
; C4_PH                         ; 0                         ; Untyped                                     ;
; C5_PH                         ; 0                         ; Untyped                                     ;
; C6_PH                         ; 0                         ; Untyped                                     ;
; C7_PH                         ; 0                         ; Untyped                                     ;
; C8_PH                         ; 0                         ; Untyped                                     ;
; C9_PH                         ; 0                         ; Untyped                                     ;
; L0_HIGH                       ; 1                         ; Untyped                                     ;
; L1_HIGH                       ; 1                         ; Untyped                                     ;
; G0_HIGH                       ; 1                         ; Untyped                                     ;
; G1_HIGH                       ; 1                         ; Untyped                                     ;
; G2_HIGH                       ; 1                         ; Untyped                                     ;
; G3_HIGH                       ; 1                         ; Untyped                                     ;
; E0_HIGH                       ; 1                         ; Untyped                                     ;
; E1_HIGH                       ; 1                         ; Untyped                                     ;
; E2_HIGH                       ; 1                         ; Untyped                                     ;
; E3_HIGH                       ; 1                         ; Untyped                                     ;
; L0_LOW                        ; 1                         ; Untyped                                     ;
; L1_LOW                        ; 1                         ; Untyped                                     ;
; G0_LOW                        ; 1                         ; Untyped                                     ;
; G1_LOW                        ; 1                         ; Untyped                                     ;
; G2_LOW                        ; 1                         ; Untyped                                     ;
; G3_LOW                        ; 1                         ; Untyped                                     ;
; E0_LOW                        ; 1                         ; Untyped                                     ;
; E1_LOW                        ; 1                         ; Untyped                                     ;
; E2_LOW                        ; 1                         ; Untyped                                     ;
; E3_LOW                        ; 1                         ; Untyped                                     ;
; L0_INITIAL                    ; 1                         ; Untyped                                     ;
; L1_INITIAL                    ; 1                         ; Untyped                                     ;
; G0_INITIAL                    ; 1                         ; Untyped                                     ;
; G1_INITIAL                    ; 1                         ; Untyped                                     ;
; G2_INITIAL                    ; 1                         ; Untyped                                     ;
; G3_INITIAL                    ; 1                         ; Untyped                                     ;
; E0_INITIAL                    ; 1                         ; Untyped                                     ;
; E1_INITIAL                    ; 1                         ; Untyped                                     ;
; E2_INITIAL                    ; 1                         ; Untyped                                     ;
; E3_INITIAL                    ; 1                         ; Untyped                                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                                     ;
; L0_PH                         ; 0                         ; Untyped                                     ;
; L1_PH                         ; 0                         ; Untyped                                     ;
; G0_PH                         ; 0                         ; Untyped                                     ;
; G1_PH                         ; 0                         ; Untyped                                     ;
; G2_PH                         ; 0                         ; Untyped                                     ;
; G3_PH                         ; 0                         ; Untyped                                     ;
; E0_PH                         ; 0                         ; Untyped                                     ;
; E1_PH                         ; 0                         ; Untyped                                     ;
; E2_PH                         ; 0                         ; Untyped                                     ;
; E3_PH                         ; 0                         ; Untyped                                     ;
; M_PH                          ; 0                         ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                     ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                     ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                              ;
+-------------------------------+---------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_if:mydisplay|VGA_Sync:mysync ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                           ;
; H_PIXELS       ; 640   ; Signed Integer                                           ;
; H_SYNC_START   ; 659   ; Signed Integer                                           ;
; H_SYNC_WIDTH   ; 96    ; Signed Integer                                           ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                           ;
; V_PIXELS       ; 480   ; Signed Integer                                           ;
; V_SYNC_START   ; 493   ; Signed Integer                                           ;
; V_SYNC_WIDTH   ; 2     ; Signed Integer                                           ;
; H_START        ; 699   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_i9d1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped             ;
; WIDTH_A                            ; 32                                             ; Untyped             ;
; WIDTHAD_A                          ; 5                                              ; Untyped             ;
; NUMWORDS_A                         ; 32                                             ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 32                                             ; Untyped             ;
; WIDTHAD_B                          ; 5                                              ; Untyped             ;
; NUMWORDS_B                         ; 32                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_hdh1                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1 ;
+------------------------------------+------------------------------------------------+---------------------+
; Parameter Name                     ; Value                                          ; Type                ;
+------------------------------------+------------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped             ;
; WIDTH_A                            ; 32                                             ; Untyped             ;
; WIDTHAD_A                          ; 5                                              ; Untyped             ;
; NUMWORDS_A                         ; 32                                             ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped             ;
; WIDTH_B                            ; 32                                             ; Untyped             ;
; WIDTHAD_B                          ; 5                                              ; Untyped             ;
; NUMWORDS_B                         ; 32                                             ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped             ;
; BYTE_SIZE                          ; 8                                              ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped             ;
; INIT_FILE                          ; db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_hdh1                                ; Untyped             ;
+------------------------------------+------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped              ;
; WIDTH_A                            ; 32                                           ; Untyped              ;
; WIDTHAD_A                          ; 9                                            ; Untyped              ;
; NUMWORDS_A                         ; 401                                          ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 1                                            ; Untyped              ;
; WIDTHAD_B                          ; 1                                            ; Untyped              ;
; NUMWORDS_B                         ; 1                                            ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/Project3.ram0_dataMemory_114200bc.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_kbd1                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execWrite:EW|alu:myalu|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                ;
; LPM_WIDTHB                                     ; 32           ; Untyped                ;
; LPM_WIDTHP                                     ; 64           ; Untyped                ;
; LPM_WIDTHR                                     ; 64           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execWrite:EW|alu:myalu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                ;
; LPM_WIDTHB                                     ; 32           ; Untyped                ;
; LPM_WIDTHP                                     ; 64           ; Untyped                ;
; LPM_WIDTHR                                     ; 64           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                               ;
+-------------------------------+------------------------------------------------------------+
; Name                          ; Value                                                      ;
+-------------------------------+------------------------------------------------------------+
; Number of entity instances    ; 1                                                          ;
; Entity Instance               ; display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                     ;
;     -- PLL_TYPE               ; AUTO                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                          ;
+-------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                     ;
; Entity Instance                           ; display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 8192                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_1                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 401                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 2                                     ;
; Entity Instance                       ; execWrite:EW|alu:myalu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                    ;
;     -- LPM_WIDTHB                     ; 32                                    ;
;     -- LPM_WIDTHP                     ; 64                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; execWrite:EW|alu:myalu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                    ;
;     -- LPM_WIDTHB                     ; 32                                    ;
;     -- LPM_WIDTHP                     ; 64                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex6_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex5_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex4_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex3_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex2_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex1_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display:hex0_display" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; segment ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_if:mydisplay|VGA_Sync:mysync"                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; iRed   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iRed[9..8]" will be connected to GND.   ;
; iGreen ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iGreen[9..8]" will be connected to GND. ;
; iBlue  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iBlue[9..8]" will be connected to GND.  ;
; VGA_R  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts                       ;
; VGA_G  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts                       ;
; VGA_B  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_if:mydisplay"                                                                                                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst   ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "execWrite:EW|regfile32x32:regis" ;
+-----------------+-------+----------+------------------------+
; Port            ; Type  ; Severity ; Details                ;
+-----------------+-------+----------+------------------------+
; reg30_in[12..4] ; Input ; Info     ; Stuck at GND           ;
+-----------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execWrite:EW"                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rst         ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Wed Dec 28 12:39:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_test.v
    Info (12023): Found entity 1: video_test
Info (12021): Found 1 design units, including 1 entities, in source file registerFile.v
    Info (12023): Found entity 1: regfile32x32
Info (12021): Found 1 design units, including 1 entities, in source file Display.v
    Info (12023): Found entity 1: Display
Info (12021): Found 1 design units, including 1 entities, in source file execWrite.v
    Info (12023): Found entity 1: execWrite
Info (12021): Found 1 design units, including 1 entities, in source file VGA_PLL.v
    Info (12023): Found entity 1: VGA_PLL
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file dataMemory.v
    Info (12023): Found entity 1: dataMemory
Info (12021): Found 1 design units, including 1 entities, in source file controlUnit.v
    Info (12023): Found entity 1: controlUnit
Info (12021): Found 1 design units, including 1 entities, in source file display_if.v
    Info (12023): Found entity 1: display_if
Info (12021): Found 1 design units, including 1 entities, in source file vmem8192x24.v
    Info (12023): Found entity 1: vmem8192x24
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Sync.v
    Info (12023): Found entity 1: VGA_Sync
Info (12021): Found 1 design units, including 1 entities, in source file fetch_lab5.v
    Info (12023): Found entity 1: fetch
Info (12021): Found 1 design units, including 1 entities, in source file my_video_test.v
    Info (12023): Found entity 1: my_video_test
Info (12127): Elaborating entity "my_video_test" for the top level hierarchy
Info (12128): Elaborating entity "execWrite" for hierarchy "execWrite:EW"
Info (12128): Elaborating entity "controlUnit" for hierarchy "execWrite:EW|controlUnit:controller"
Info (12128): Elaborating entity "regfile32x32" for hierarchy "execWrite:EW|regfile32x32:regis"
Info (12128): Elaborating entity "alu" for hierarchy "execWrite:EW|alu:myalu"
Warning (10935): Verilog HDL Casex/Casez warning at alu.v(61): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10240): Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable "hi", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "hi[0]" at alu.v(41)
Info (10041): Inferred latch for "hi[1]" at alu.v(41)
Info (10041): Inferred latch for "hi[2]" at alu.v(41)
Info (10041): Inferred latch for "hi[3]" at alu.v(41)
Info (10041): Inferred latch for "hi[4]" at alu.v(41)
Info (10041): Inferred latch for "hi[5]" at alu.v(41)
Info (10041): Inferred latch for "hi[6]" at alu.v(41)
Info (10041): Inferred latch for "hi[7]" at alu.v(41)
Info (10041): Inferred latch for "hi[8]" at alu.v(41)
Info (10041): Inferred latch for "hi[9]" at alu.v(41)
Info (10041): Inferred latch for "hi[10]" at alu.v(41)
Info (10041): Inferred latch for "hi[11]" at alu.v(41)
Info (10041): Inferred latch for "hi[12]" at alu.v(41)
Info (10041): Inferred latch for "hi[13]" at alu.v(41)
Info (10041): Inferred latch for "hi[14]" at alu.v(41)
Info (10041): Inferred latch for "hi[15]" at alu.v(41)
Info (10041): Inferred latch for "hi[16]" at alu.v(41)
Info (10041): Inferred latch for "hi[17]" at alu.v(41)
Info (10041): Inferred latch for "hi[18]" at alu.v(41)
Info (10041): Inferred latch for "hi[19]" at alu.v(41)
Info (10041): Inferred latch for "hi[20]" at alu.v(41)
Info (10041): Inferred latch for "hi[21]" at alu.v(41)
Info (10041): Inferred latch for "hi[22]" at alu.v(41)
Info (10041): Inferred latch for "hi[23]" at alu.v(41)
Info (10041): Inferred latch for "hi[24]" at alu.v(41)
Info (10041): Inferred latch for "hi[25]" at alu.v(41)
Info (10041): Inferred latch for "hi[26]" at alu.v(41)
Info (10041): Inferred latch for "hi[27]" at alu.v(41)
Info (10041): Inferred latch for "hi[28]" at alu.v(41)
Info (10041): Inferred latch for "hi[29]" at alu.v(41)
Info (10041): Inferred latch for "hi[30]" at alu.v(41)
Info (10041): Inferred latch for "hi[31]" at alu.v(41)
Info (12128): Elaborating entity "fetch" for hierarchy "execWrite:EW|fetch:myfetch"
Warning (10850): Verilog HDL warning at fetch_lab5.v(9): number of words (113) in memory file does not match the number of elements in the address range [0:2000]
Critical Warning (10237): Verilog HDL warning at fetch_lab5.v(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10030): Net "mem.data_a" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at fetch_lab5.v(4) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dataMemory" for hierarchy "execWrite:EW|dataMemory:datMem"
Warning (10850): Verilog HDL warning at dataMemory.v(13): number of words (358) in memory file does not match the number of elements in the address range [0:400]
Warning (10230): Verilog HDL assignment warning at dataMemory.v(20): truncated value with size 16 to match size of target (13)
Info (12128): Elaborating entity "display_if" for hierarchy "display_if:mydisplay"
Info (12128): Elaborating entity "Display" for hierarchy "display_if:mydisplay|Display:mydisplay"
Info (12128): Elaborating entity "vmem8192x24" for hierarchy "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24"
Info (12128): Elaborating entity "VGA_PLL" for hierarchy "display_if:mydisplay|VGA_PLL:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "display_if:mydisplay|VGA_PLL:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "VGA_Sync" for hierarchy "display_if:mydisplay|VGA_Sync:mysync"
Info (12128): Elaborating entity "display" for hierarchy "display:hex0_display"
Warning (276027): Inferred dual-clock RAM node "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "execWrite:EW|regfile32x32:regis|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "execWrite:EW|regfile32x32:regis|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (2001) in the Memory Initialization File "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/acct/talleyad/Documents/CSCE-611/Project7/db/Project3.ram0_fetch_6891918.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "execWrite:EW|regfile32x32:regis|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "execWrite:EW|regfile32x32:regis|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "execWrite:EW|dataMemory:datMem|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 401
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Project3.ram0_dataMemory_114200bc.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "execWrite:EW|alu:myalu|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "execWrite:EW|alu:myalu|Mult0"
Info (12130): Elaborated megafunction instantiation "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "display_if:mydisplay|Display:mydisplay|vmem8192x24:myvmem8192x24|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i9d1.tdf
    Info (12023): Found entity 1: altsyncram_i9d1
Info (12130): Elaborated megafunction instantiation "execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "execWrite:EW|regfile32x32:regis|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project3.ram0_regfile32x32_c4b4a46d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hdh1.tdf
    Info (12023): Found entity 1: altsyncram_hdh1
Info (12130): Elaborated megafunction instantiation "execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "execWrite:EW|dataMemory:datMem|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "401"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Project3.ram0_dataMemory_114200bc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kbd1.tdf
    Info (12023): Found entity 1: altsyncram_kbd1
Info (12130): Elaborated megafunction instantiation "execWrite:EW|alu:myalu|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "execWrite:EW|alu:myalu|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (12130): Elaborated megafunction instantiation "execWrite:EW|alu:myalu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "execWrite:EW|alu:myalu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Warning (13012): Latch execWrite:EW|alu:myalu|hi[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13012): Latch execWrite:EW|alu:myalu|hi[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal execWrite:EW|fetch:myfetch|instruction_EX[26]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2621 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 109 output pins
    Info (21061): Implemented 2370 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Wed Dec 28 12:39:59 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


