
namespace eval pcie_ed_dut {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries pldif_hal_2100         1
    dict set libraries one_lane_pcie_hal_2100 1
    dict set libraries phy_hal_2100           1
    dict set libraries pcie_hal_top_2100      1
    dict set libraries pipe_hal_2100          1
    dict set libraries phip_hal_2100          1
    dict set libraries intel_pcie_gts_300     1
    dict set libraries pcie_ed_dut            1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pcie_ed_dut_pldif_hal_2100_uhebp5y.sv\"  -work pldif_hal_2100"                                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif.sv\"  -work pldif_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif_no_deskew.sv\"  -work pldif_hal_2100"                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_hal_coreip.sv\"  -work pldif_hal_2100"                                                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_staticmux.sv\"  -work pldif_hal_2100"                                                                                                           
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_agcatrq.v\"  -work one_lane_pcie_hal_2100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/pcie_ed_dut_phy_hal_2100_jcaj4zy.sv\"  -work phy_hal_2100"                                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/ch4_phy.sv\"  -work phy_hal_2100"                                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_hal_coreip.sv\"  -work phy_hal_2100"                                                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_staticmux.sv\"  -work phy_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_i75ctsi.v\"  -work one_lane_pcie_hal_2100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_2100_ix3avca.sv\"  -work one_lane_pcie_hal_2100"                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi.v\"  -work pcie_hal_top_2100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pcie_ed_dut_pldif_hal_2100_z6tb5fq.sv\"  -work pldif_hal_2100"                                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif.sv\"  -work pldif_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif_no_deskew.sv\"  -work pldif_hal_2100"                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_hal_coreip.sv\"  -work pldif_hal_2100"                                                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_staticmux.sv\"  -work pldif_hal_2100"                                                                                                           
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_t5knmua.v\"  -work one_lane_pcie_hal_2100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/pcie_ed_dut_phy_hal_2100_xvyrmby.sv\"  -work phy_hal_2100"                                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/ch4_phy.sv\"  -work phy_hal_2100"                                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_hal_coreip.sv\"  -work phy_hal_2100"                                                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_staticmux.sv\"  -work phy_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_4cpcala.v\"  -work one_lane_pcie_hal_2100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_2100_5iub4oy.sv\"  -work one_lane_pcie_hal_2100"                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i.v\"  -work pcie_hal_top_2100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pcie_ed_dut_pldif_hal_2100_7x7kbai.sv\"  -work pldif_hal_2100"                                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif.sv\"  -work pldif_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif_no_deskew.sv\"  -work pldif_hal_2100"                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_hal_coreip.sv\"  -work pldif_hal_2100"                                                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_staticmux.sv\"  -work pldif_hal_2100"                                                                                                           
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_52q5uwa.v\"  -work one_lane_pcie_hal_2100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/pcie_ed_dut_phy_hal_2100_vyl5wia.sv\"  -work phy_hal_2100"                                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/ch4_phy.sv\"  -work phy_hal_2100"                                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_hal_coreip.sv\"  -work phy_hal_2100"                                                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_staticmux.sv\"  -work phy_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_breh5hy.v\"  -work one_lane_pcie_hal_2100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_2100_2dlqizq.sv\"  -work one_lane_pcie_hal_2100"                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y.v\"  -work pcie_hal_top_2100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pcie_ed_dut_pldif_hal_2100_4dfogfq.sv\"  -work pldif_hal_2100"                                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif.sv\"  -work pldif_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/ch4_pldif_no_deskew.sv\"  -work pldif_hal_2100"                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_hal_coreip.sv\"  -work pldif_hal_2100"                                                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pldif_hal_2100/sim/pldif_staticmux.sv\"  -work pldif_hal_2100"                                                                                                           
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_rwte52y.v\"  -work one_lane_pcie_hal_2100"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/pcie_ed_dut_phy_hal_2100_ebn43xi.sv\"  -work phy_hal_2100"                                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/ch4_phy.sv\"  -work phy_hal_2100"                                                                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_hal_coreip.sv\"  -work phy_hal_2100"                                                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phy_hal_2100/sim/phy_staticmux.sv\"  -work phy_hal_2100"                                                                                                                 
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_5itwohy.v\"  -work one_lane_pcie_hal_2100"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../one_lane_pcie_hal_2100/sim/pcie_ed_dut_one_lane_pcie_hal_2100_on44m5i.sv\"  -work one_lane_pcie_hal_2100"                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy.v\"  -work pcie_hal_top_2100"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pipe_hal_2100/sim/sm_hssi_pcie_pcstop_pcie_ed_dut_pipe_hal_2100_g57zsoa.sv\"  -work pipe_hal_2100"                                                                       
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_pipe_hal_2100_e6uglya.v\"  -work pcie_hal_top_2100"                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../phip_hal_2100/sim/sm_hssi_pcie_ctrltop_x4_pcie_ed_dut_phip_hal_2100_sxjz2vy.sv\"  -work phip_hal_2100"                                                                   
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_phip_hal_2100_sxn6eia.v\"  -work pcie_hal_top_2100"                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv\"  -work pcie_hal_top_2100"                                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv\"  -work pcie_hal_top_2100"                                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv\"  -work pcie_hal_top_2100"                                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv\"  -work pcie_hal_top_2100"                                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/hip_sip_boundary_okrywsy.sv\"  -work pcie_hal_top_2100"                                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/ch4_phip.sv\"  -work pcie_hal_top_2100"                                                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/ch4_pipe.sv\"  -work pcie_hal_top_2100"                                                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/mc.sv\"  -work pcie_hal_top_2100"                                                                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/phip_staticmux.sv\"  -work pcie_hal_top_2100"                                                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/pipe_staticmux.sv\"  -work pcie_hal_top_2100"                                                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../pcie_hal_top_2100/sim/shared_hal_coreip.v\"  -work pcie_hal_top_2100"                                                                                                              
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/pcie_ed_dut_intel_pcie_gts_pcie_hal_top_300_un6p7py.v\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/soft_logics/sm_pcie_sip_top.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/soft_logics/sm_pcie_ptm_deser.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/soft_logics/sm_pcie_debounce_logic.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_rx/sm_pcie_mainband_rx_top.sv\"  -work intel_pcie_gts_300"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_rx/sm_pcie_rx_deskew.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_rx/sm_pcie_rx_pld_deskew.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_rx/sm_pcie_rx_pld_deskew_datapipe.sv\"  -work intel_pcie_gts_300"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_rx/sm_pcie_rx_pld_deskew_sm.sv\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_tx/sm_pcie_mainband_tx_top.sv\"  -work intel_pcie_gts_300"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/mainband_tx/sm_pcie_tx_deskew.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_apperr2csb.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_avmm2csb.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_com_mcsb.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_com_syncfifo.sv\"  -work intel_pcie_gts_300"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_com_tcsb.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2cii.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2cplto.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2pcicfg.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2serr.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2tx_credit.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2vferr.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb_adaptor.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb_cfgif.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb_common_module.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb_pkg.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcasyncclkreq.sv\"  -work intel_pcie_gts_300"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcasyncfifo.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcasyncfifo_egr.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcasyncfifo_ing.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbccomp.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcegress.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcfifo.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcgcgu.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcingress.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcinqueue.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcism.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcport.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcusync_clk1.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbcusync_clk2.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbebase.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbebulkrdwr.sv\"  -work intel_pcie_gts_300"                                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbebulkrdwrwrapper.sv\"  -work intel_pcie_gts_300"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbebytecount.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbedoserrmstr.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbehierinsert.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbemstr.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbemstrreg.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbendpoint.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbep_wrapper.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbetregsplitter.sv\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbetrgt.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csbetrgtreg.sv\"  -work intel_pcie_gts_300"                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_cxl_csb2aermsg.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_cxl_csb2cfgupdate.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_cxl_csb2hiperr.sv\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_cxl_pm2csb.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_delay_counter.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_divclk.sv\"  -work intel_pcie_gts_300"                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_flr2csb.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_int2csb.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_mux2.sv\"  -work intel_pcie_gts_300"                                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_pm2csb.sv\"  -work intel_pcie_gts_300"                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_prs2csb.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_pulsesync.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_reset_tree.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_resetevent.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_src.sv\"  -work intel_pcie_gts_300"                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_sts_clr_workaround.sv\"  -work intel_pcie_gts_300"                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_user_avmm_adapter.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_vw2csb.sv\"  -work intel_pcie_gts_300"                                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_csb2tlpbyperr.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/csb_adaptor/sm_pcie_hotplug.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/toolkit/sm_pcie_debug_toolkit.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/toolkit/sm_link_inspector_top.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/toolkit/ltssm_monitor.sv\"  -work intel_pcie_gts_300"                                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/toolkit/pcie_phy_user_avmm_arb.sv\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/PCIESS_RST_SEQ.sv\"  -work intel_pcie_gts_300"                                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/pciess_axis_latency.sv\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/ss_tie_off.sv\"  -work intel_pcie_gts_300"                                                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/pciess.sv\"  -work intel_pcie_gts_300"                                                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/pciess_hip_if_adaptor.sv\"  -work intel_pcie_gts_300"                                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/tile_if.sv\"  -work intel_pcie_gts_300"                                                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/sm_qhip_tie_off.sv\"  -work intel_pcie_gts_300"                                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/axis_avst_tx_adaptor.sv\"  -work intel_pcie_gts_300"                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_bp_debug.sv\"  -work intel_pcie_gts_300"                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_clock_divider.sv\"  -work intel_pcie_gts_300"                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_cplto_if.sv\"  -work intel_pcie_gts_300"                                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_dual_port_ram.sv\"  -work intel_pcie_gts_300"                                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_performance_monitor.sv\"  -work intel_pcie_gts_300"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_rx_adaptor.sv\"  -work intel_pcie_gts_300"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_rx_alignment.sv\"  -work intel_pcie_gts_300"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_rx_buf_limit_tdm.sv\"  -work intel_pcie_gts_300"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_rx_converter.sv\"  -work intel_pcie_gts_300"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_sip_rst_seq.sv\"  -work intel_pcie_gts_300"                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_txcrdt_if.sv\"  -work intel_pcie_gts_300"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_vecsync.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_vecsync_handshake.sv\"  -work intel_pcie_gts_300"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_virtio_if.sv\"  -work intel_pcie_gts_300"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_cfg_ext_ctrl_shadow.sv\"  -work intel_pcie_gts_300"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_cfg_if.sv\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_flr_if.sv\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_rx_if.sv\"  -work intel_pcie_gts_300"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_tx_if.sv\"  -work intel_pcie_gts_300"                                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_vf_err_if.sv\"  -work intel_pcie_gts_300"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/sm_pciess_rx_fifo.sv\"  -work intel_pcie_gts_300"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/sm_pciess_tx_fifo.sv\"  -work intel_pcie_gts_300"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_hia_csr.v\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/toolkit/clkmux_intelclkctrl_201_cmyflvy.v\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/pcie_ed_dut_intel_pcie_gts_300_qdefnma.sv\"  -work intel_pcie_gts_300"                                                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/qhip_pcie_ed_dut_intel_pcie_gts_300_qdefnma.sv\"  -work intel_pcie_gts_300"                                                                       
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/altera_std_synchronizer_nocut.v\"  -work intel_pcie_gts_300"                                                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/hssi_ss_std_synchronizer_nocut.v\"  -work intel_pcie_gts_300"                                                                                               
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/tx_packer_steer.v\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_data_pipeline.v\"  -work intel_pcie_gts_300"                                                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/pciess_skid_buffer.v\"  -work intel_pcie_gts_300"                                                                          
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/tx_alignment.v\"  -work intel_pcie_gts_300"                                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/tx_adaptor.v\"  -work intel_pcie_gts_300"                                                                                  
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/tx_data_builder.v\"  -work intel_pcie_gts_300"                                                                             
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/hip_if_adaptor/tx_packer.v\"  -work intel_pcie_gts_300"                                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/pciess_lite_csr_router.sv\"  -work intel_pcie_gts_300"                                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/pciess_lite_mstr2slv.sv\"  -work intel_pcie_gts_300"                                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/pciess_lite_csr_termination.sv\"  -work intel_pcie_gts_300"                                                            
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v\"  -work intel_pcie_gts_300"                                                       
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1930_k6mjsxi.v\"  -work intel_pcie_gts_300"                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1931_vhmcgqy.v\"  -work intel_pcie_gts_300"                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_hakmqfa.v\"  -work intel_pcie_gts_300"
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_jbc3qia.v\"  -work intel_pcie_gts_300"
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_26oqrzi.v\"  -work intel_pcie_gts_300"                                     
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_acsynmy.v\"  -work intel_pcie_gts_300"                                     
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_pa6lewq.v\"  -work intel_pcie_gts_300"                                     
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_ym4zosy.v\"  -work intel_pcie_gts_300"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_default_burst_converter.sv\"  -work intel_pcie_gts_300"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_incr_burst_converter.sv\"  -work intel_pcie_gts_300"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv\"  -work intel_pcie_gts_300"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv\"  -work intel_pcie_gts_300"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_13_1.sv\"  -work intel_pcie_gts_300"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_new.sv\"  -work intel_pcie_gts_300"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_adapter_uncmpr.sv\"  -work intel_pcie_gts_300"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv\"  -work intel_pcie_gts_300"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/altera_wrap_burst_converter.sv\"  -work intel_pcie_gts_300"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1930_cu5nexq.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work intel_pcie_gts_300"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1940_xmlitzq.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1920_g6zu54y.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1922_5v3mlwa.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_bws7uly.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_ck2l75y.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oczh5ji.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oq2s7va.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_2jjsjtq.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_pni7fky.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_da2tzxy.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_fnq7uba.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_dumu24y.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_gejqeai.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_suhnssy.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_xeluupi.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_h35c2kq.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_5yannri.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_okvrqsy.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_xygaaay.sv\"  -work intel_pcie_gts_300"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_nanknwi.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_iryshni.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_tqzuepq.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_wvxyuqi.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_hxw7oli.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pjkmcfq.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_76klkky.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work intel_pcie_gts_300"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pb3eg3a.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_translator_191_x56fcki.sv\"  -work intel_pcie_gts_300"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5tam35i.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5wapfci.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_wr7sa6q.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_vy7vyvq.sv\"  -work intel_pcie_gts_300"                     
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_ufj2aqq.v\"  -work intel_pcie_gts_300"        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy.v\"  -work intel_pcie_gts_300"                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_mm_interconnect_1920_yv2ynza.v\"  -work intel_pcie_gts_300"                                            
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v\"  -work intel_pcie_gts_300"                                                               
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_reset_controller.v\"  -work intel_pcie_gts_300"                                                                      
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite.v\"  -work intel_pcie_gts_300"                                                                                
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_reset_synchronizer.v\"  -work intel_pcie_gts_300"                                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_avalon_sc_fifo_1931_vhmcgqy.v\"  -work intel_pcie_gts_300"                                             
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_dvx7z2q.v\"  -work intel_pcie_gts_300"        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_e7a6emi.v\"  -work intel_pcie_gts_300"                  
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qv4qemy.v\"  -work intel_pcie_gts_300"        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_demultiplexer_1921_rxdxhpi.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_demultiplexer_1921_wlcsloa.sv\"  -work intel_pcie_gts_300"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_master_agent_1921_2inlndi.sv\"  -work intel_pcie_gts_300"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_multiplexer_1922_3nqsppa.sv\"  -work intel_pcie_gts_300"                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_router_1921_3rjqx2a.sv\"  -work intel_pcie_gts_300"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_router_1921_vgstrbq.sv\"  -work intel_pcie_gts_300"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv\"  -work intel_pcie_gts_300"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/rd_comp_sel_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/rd_pri_mux_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/rd_response_mem_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/rd_sipo_plus_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/wr_comp_sel_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/wr_pri_mux_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/wr_response_mem_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/wr_sipo_plus_6j7ipai.sv\"  -work intel_pcie_gts_300"                                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_multiplexer_1922_oajequa.sv\"  -work intel_pcie_gts_300"                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_master_translator_192_lykd4la.sv\"  -work intel_pcie_gts_300"                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv\"  -work intel_pcie_gts_300"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv\"  -work intel_pcie_gts_300"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_merlin_reorder_memory.sv\"  -work intel_pcie_gts_300"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv\"  -work intel_pcie_gts_300"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv\"  -work intel_pcie_gts_300"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/avmm2axi4lite_altera_merlin_axi_slave_ni_1971_6j7ipai.sv\"  -work intel_pcie_gts_300"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_pcie_gts_300/sim/intelfpga/pcie_ss/avmm2axi4lite/compare_eq.sv\"  -work intel_pcie_gts_300"                                                                        
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/pcie_ed_dut.v\"  -work pcie_ed_dut"                                                                                                                                                   
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc get_dpi_libraries {QSYS_SIMDIR} {
    set libraries [dict create]
    
    return $libraries
  }
  
}
