{
  "module_name": "i915_irq.h",
  "hash_id": "3f9f18a656eb6b80615babbd1abc8a011685b2759a08257f06540a1f62cc3f99",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/i915_irq.h",
  "human_readable_source": " \n \n\n#ifndef __I915_IRQ_H__\n#define __I915_IRQ_H__\n\n#include <linux/ktime.h>\n#include <linux/types.h>\n\n#include \"i915_reg_defs.h\"\n\nenum pipe;\nstruct drm_crtc;\nstruct drm_device;\nstruct drm_display_mode;\nstruct drm_i915_private;\nstruct intel_crtc;\nstruct intel_encoder;\nstruct intel_uncore;\n\nvoid intel_irq_init(struct drm_i915_private *dev_priv);\nvoid intel_irq_fini(struct drm_i915_private *dev_priv);\nint intel_irq_install(struct drm_i915_private *dev_priv);\nvoid intel_irq_uninstall(struct drm_i915_private *dev_priv);\n\nvoid gen5_enable_gt_irq(struct drm_i915_private *dev_priv, u32 mask);\nvoid gen5_disable_gt_irq(struct drm_i915_private *dev_priv, u32 mask);\nvoid gen11_reset_rps_interrupts(struct drm_i915_private *dev_priv);\nvoid gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv);\nvoid gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv);\nvoid gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv);\nvoid gen6_rps_reset_ei(struct drm_i915_private *dev_priv);\nu32 gen6_sanitize_rps_pm_mask(const struct drm_i915_private *i915, u32 mask);\n\nvoid intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv);\nvoid intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv);\nbool intel_irqs_enabled(struct drm_i915_private *dev_priv);\nvoid intel_synchronize_irq(struct drm_i915_private *i915);\nvoid intel_synchronize_hardirq(struct drm_i915_private *i915);\n\nvoid gen3_assert_iir_is_zero(struct intel_uncore *uncore, i915_reg_t reg);\n\nvoid gen3_irq_reset(struct intel_uncore *uncore, i915_reg_t imr,\n\t\t    i915_reg_t iir, i915_reg_t ier);\n\nvoid gen3_irq_init(struct intel_uncore *uncore,\n\t\t   i915_reg_t imr, u32 imr_val,\n\t\t   i915_reg_t ier, u32 ier_val,\n\t\t   i915_reg_t iir);\n\n#define GEN8_IRQ_RESET_NDX(uncore, type, which) \\\n({ \\\n\tunsigned int which_ = which; \\\n\tgen3_irq_reset((uncore), GEN8_##type##_IMR(which_), \\\n\t\t       GEN8_##type##_IIR(which_), GEN8_##type##_IER(which_)); \\\n})\n\n#define GEN3_IRQ_RESET(uncore, type) \\\n\tgen3_irq_reset((uncore), type##IMR, type##IIR, type##IER)\n\n#define GEN8_IRQ_INIT_NDX(uncore, type, which, imr_val, ier_val) \\\n({ \\\n\tunsigned int which_ = which; \\\n\tgen3_irq_init((uncore), \\\n\t\t      GEN8_##type##_IMR(which_), imr_val, \\\n\t\t      GEN8_##type##_IER(which_), ier_val, \\\n\t\t      GEN8_##type##_IIR(which_)); \\\n})\n\n#define GEN3_IRQ_INIT(uncore, type, imr_val, ier_val) \\\n\tgen3_irq_init((uncore), \\\n\t\t      type##IMR, imr_val, \\\n\t\t      type##IER, ier_val, \\\n\t\t      type##IIR)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}