entity data_cache is
	port
	(
		-- Connecion with processor
		cpu_addr : in std_logic_vector(31 downto 0);
		cpu_data : inout std_logic_vector(31 downto 0);
		
		-- Control
		clk : in std_logic;
		reset : in std_logic;
		
		-- STALL
		wait_mem : out std_logic;
		
		-- ABUS
		mem_addr : out std_logic_vector(31 downto 0);
		-- DBUS
		mem_data : out std_logic_vector(31 downto 0);
		
		-- Read memory
		mem_read : out std_logic;
		
		-- Memory access
		req : out std_logic;
		ack : in std_logic
	);
end data_cache;
