#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 18:36:59 2021
# Process ID: 11116
# Current directory: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2276 C:\Users\Taavi\OneDrive\Dokumendid\Github\Digital-electronics-1\Labs\Project\Top_Design_Ultrasonic_Sensor_Project\Top_Design_Ultrasonic_Sensor_Project.xpr
# Log file: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/vivado.log
# Journal file: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project'
INFO: [Project 1-313] Project file moved from 'C:/Users/Lydia/OneDrive/Escritorio/Top_Design_Ultrasonic_Sensor_Project' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.gen/sources_1', nor could it be found using path 'C:/Users/Lydia/OneDrive/Escritorio/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/tb_top_design_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/tb_top_design_behav.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/LED_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_10.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_10'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_9'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/PWM_KY012.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_KY012'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/ultraSonic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ultraSonic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
set_property -name {xsim.simulate.runtime} -value {100000us} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Taavi\OneDrive\Dokumendid\Github\Digital-electronics-1\Labs\Project\Top_Design_Ultrasonic_Sensor_Project\Top_Design_Ultrasonic_Sensor_Project.srcs\sim_1\new\tb_top_design.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Taavi\OneDrive\Dokumendid\Github\Digital-electronics-1\Labs\Project\Top_Design_Ultrasonic_Sensor_Project\Top_Design_Ultrasonic_Sensor_Project.srcs\sources_1\new\Top_design.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1037.309 ; gain = 6.348
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.309 ; gain = 6.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source tb_top_design.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {1000000us} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:01:43 ; elapsed = 00:02:24 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:01:46 ; elapsed = 00:02:27 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000us
launch_simulation: Time (s): cpu = 00:01:46 ; elapsed = 00:02:29 . Memory (MB): peak = 1037.309 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000us} -objects [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_8.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_3.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/PWM_KY012/PWM_KY012/PWM_KY012.srcs/sim_1/new/tb_PWM_1.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_5.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_3.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_7.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_2.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_9.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_cnt_up_down.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_10.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_clock_enable.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_KY012.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_4.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_LED_decoder.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_1.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_6.vhd C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_PWM_8.vhd}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1037.309 ; gain = 0.000
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1037.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top_design in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.316 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.316 ; gain = 5.008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.316 ; gain = 5.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.535 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.535 ; gain = 0.219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.535 ; gain = 0.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
Failure: Stimulus process finished
Time: 717680 ns  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
$finish called at time : 717680 ns : File "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.645 ; gain = 0.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.645 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.645 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1042.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1042.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.965 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.965 ; gain = 0.320
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.965 ; gain = 0.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1046.629 ; gain = 3.664
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.629 ; gain = 3.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1046.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1046.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1046.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:144]
ERROR: [VRFC 10-4982] syntax error near 'if' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:146]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1046.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1046.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1047.473 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1047.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1047.473 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1047.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {10000us} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1059.094 ; gain = 11.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ultraSonic [current_fileset]
set_property top tb_ultraSonic [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ultraSonic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ultraSonic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ultraSonic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [\ultraSonic(div_1u=1,div_1m=100)...]
Compiling architecture test of entity xil_defaultlib.tb_ultrasonic
Built simulation snapshot tb_ultraSonic_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xsim.dir/tb_ultraSonic_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xsim.dir/tb_ultraSonic_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  4 21:26:14 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  4 21:26:14 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ultraSonic_behav -key {Behavioral:sim_1:Functional:tb_ultraSonic} -tclbatch {tb_ultraSonic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ultraSonic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
Failure: Stimulus process finished
Time: 1321015 ns  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
$finish called at time : 1321015 ns : File "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ultraSonic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.078 ; gain = 50.379
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ultraSonic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ultraSonic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/ultraSonic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ultraSonic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ultraSonic'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [\ultraSonic(div_1u=1,div_1m=100)...]
Compiling architecture test of entity xil_defaultlib.tb_ultrasonic
Built simulation snapshot tb_ultraSonic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ultraSonic_behav -key {Behavioral:sim_1:Functional:tb_ultraSonic} -tclbatch {tb_ultraSonic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ultraSonic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
Failure: Stimulus process finished
Time: 1321015 ns  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
$finish called at time : 1321015 ns : File "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ultraSonic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_design [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top top_design [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:140]
ERROR: [VRFC 10-4982] syntax error near 'process' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:143]
ERROR: [VRFC 10-3763] type error near 'p_top' ; expected type ' void' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:143]
ERROR: [VRFC 10-4982] syntax error near 'Behavioral' [C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd:146]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.367 ; gain = 3.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.367 ; gain = 3.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.523 ; gain = 5.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.523 ; gain = 0.000
current_wave_config {Untitled 42}
Untitled 42
add_wave {{/tb_top_design/uut_top_design/s_Distance_i}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.523 ; gain = 5.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.523 ; gain = 5.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_ultraSonic [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ultraSonic [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ultraSonic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ultraSonic_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ultraSonic_behav xil_defaultlib.tb_ultraSonic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ultraSonic_behav -key {Behavioral:sim_1:Functional:tb_ultraSonic} -tclbatch {tb_ultraSonic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ultraSonic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
Failure: Stimulus process finished
Time: 1321015 ns  Iteration: 0  Process: /tb_ultraSonic/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd
$finish called at time : 1321015 ns : File "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_ultraSonic.vhd" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ultraSonic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_design [current_fileset]
set_property top tb_top_design [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sources_1/new/Top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_design'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
"xelab -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bdb6469d961f46fd8a45a308679b7c2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_design_behav xil_defaultlib.tb_top_design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ultraSonic [ultrasonic_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_decoder [led_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_1 [pwm_1_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_2 [pwm_2_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_3 [pwm_3_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_4 [pwm_4_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_5 [pwm_5_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_6 [pwm_6_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_7 [pwm_7_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_8 [pwm_8_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_9 [pwm_9_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_10 [pwm_10_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM_KY012 [pwm_ky012_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design [\top_design(div_1u=1,div_1m=100)...]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_design
Built simulation snapshot tb_top_design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_design_behav -key {Behavioral:sim_1:Functional:tb_top_design} -tclbatch {tb_top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000us
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top_design/p_stimulus  File: C:/Users/Taavi/OneDrive/Dokumendid/Github/Digital-electronics-1/Labs/Project/Top_Design_Ultrasonic_Sensor_Project/Top_Design_Ultrasonic_Sensor_Project.srcs/sim_1/new/tb_top_design.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 23:08:02 2021...
