	component bootloader_control_1_interconnect is
		port (
			avalon_mm_slave_waitrequest              : out std_logic;                                        -- waitrequest
			avalon_mm_slave_readdata                 : out std_logic_vector(31 downto 0);                    -- readdata
			avalon_mm_slave_readdatavalid            : out std_logic;                                        -- readdatavalid
			avalon_mm_slave_burstcount               : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			avalon_mm_slave_writedata                : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			avalon_mm_slave_address                  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- address
			avalon_mm_slave_write                    : in  std_logic                     := 'X';             -- write
			avalon_mm_slave_read                     : in  std_logic                     := 'X';             -- read
			avalon_mm_slave_byteenable               : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			avalon_mm_slave_debugaccess              : in  std_logic                     := 'X';             -- debugaccess
			boot_loader_enable_and_params_pio_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			boot_loader_gpio_out_export              : out std_logic_vector(7 downto 0);                     -- export
			boot_loader_main_nios_pc_monitor_export  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			boot_loader_timer_irq_irq                : out std_logic;                                        -- irq
			clk_50_clk                               : in  std_logic                     := 'X';             -- clk
			jtag_uart_1_irq_irq                      : out std_logic;                                        -- irq
			main_cpu_reset_pio_in_port               : in  std_logic                     := 'X';             -- in_port
			main_cpu_reset_pio_out_port              : out std_logic;                                        -- out_port
			pio_reset_and_bootloader_request_export  : out std_logic_vector(31 downto 0);                    -- export
			reset_50_reset_n                         : in  std_logic                     := 'X';             -- reset_n
			spi_master_to_maxv_external_MISO         : in  std_logic                     := 'X';             -- MISO
			spi_master_to_maxv_external_MOSI         : out std_logic;                                        -- MOSI
			spi_master_to_maxv_external_SCLK         : out std_logic;                                        -- SCLK
			spi_master_to_maxv_external_SS_n         : out std_logic;                                        -- SS_n
			spi_master_to_maxv_irq_irq               : out std_logic                                         -- irq
		);
	end component bootloader_control_1_interconnect;

