Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 10 09:37:55 2023
| Host         : qaq running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                62572        0.051        0.000                      0                62572        0.264        0.000                       0                 22359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    0.929        0.000                      0                   14        0.205        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.482        0.000                      0                 8719        0.066        0.000                      0                 8719        3.000        0.000                       0                  3188  
    clk_core                 0.148        0.000                      0                37555        0.052        0.000                      0                37555        8.750        0.000                       0                 18957  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     97.740        0.000                      0                   25        0.151        0.000                      0                   25       49.020        0.000                       0                    27  
tck_dtmcs                   97.906        0.000                      0                   81        0.166        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.892        0.000                      0                    1        0.280        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             4.267        0.000                      0                  155        0.854        0.000                      0                  155  
clkout1       clk_core            3.525        0.000                      0                   91        0.051        0.000                      0                   91  
tck_dtmcs     clk_core           13.473        0.000                      0                    2        1.834        0.000                      0                    2  
clk_core      tck_dtmcs           8.339        0.000                      0                   32        2.422        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 0.486        0.000                      0                15822        0.386        0.000                      0                15822  
**async_default**  clkout1            clkout1                  4.354        0.000                      0                  326        0.807        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.538    ddr2/ldc/subfragments_reset0
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.067    15.187    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.426    ddr2/ldc/subfragments_reset2
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.956%)  route 0.657ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.657     6.425    ddr2/ldc/subfragments_reset3
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.058    15.218    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.113    ddr2/ldc/subfragments_reset5
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.256    15.020    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.288    ddr2/ldc/subfragments_reset1
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)       -0.081    15.195    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     6.288    ddr2/ldc/subfragments_reset6
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.061    15.215    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.709     5.311    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     6.105    ddr2/ldc/subfragments_reset4
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.589    15.011    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.047    15.207    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.776    ddr2/ldc/subfragments_reset4
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.075     1.605    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.765    ddr2/ldc/subfragments_reset5
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.012     1.529    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.831    ddr2/ldc/subfragments_reset6
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.829    ddr2/ldc/subfragments_reset1
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.066     1.583    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset3
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.072     1.589    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.988    ddr2/ldc/subfragments_reset2
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.070     1.587    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.598     1.517    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.027    ddr2/ldc/subfragments_reset0
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.036    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.070     1.600    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y143    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y143    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y143    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y143    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y143    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y143    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y143    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y143    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_3/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_4/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_5/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_6/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y143    ddr2/ldc/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_6/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y143    ddr2/ldc/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     9.359    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.456     9.815 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.519    10.334    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.606    10.826    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.533    11.359    
                         clock uncertainty           -0.053    11.306    
    SLICE_X83Y91         FDPE (Setup_fdpe_C_D)       -0.043    11.263    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.774ns (41.276%)  route 1.101ns (58.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.722    10.561    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.296    10.857 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    11.236    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y91         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.774ns (41.276%)  route 1.101ns (58.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.722    10.561    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.296    10.857 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    11.236    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y91         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.774ns (41.276%)  route 1.101ns (58.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.722    10.561    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.296    10.857 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    11.236    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y91         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.774ns (41.276%)  route 1.101ns (58.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.722    10.561    ddr2/ldc/reset_counter_reg[3]_0[3]
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.296    10.857 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379    11.236    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.533    14.361    
                         clock uncertainty           -0.053    14.308    
    SLICE_X88Y91         FDSE (Setup_fdse_C_CE)      -0.169    14.139    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.872%)  route 0.818ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     9.359    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.818    10.596    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.492    14.320    
                         clock uncertainty           -0.053    14.267    
    SLICE_X88Y91         FDSE (Setup_fdse_C_S)       -0.697    13.570    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.872%)  route 0.818ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     9.359    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.818    10.596    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.492    14.320    
                         clock uncertainty           -0.053    14.267    
    SLICE_X88Y91         FDSE (Setup_fdse_C_S)       -0.697    13.570    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.872%)  route 0.818ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     9.359    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.818    10.596    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.492    14.320    
                         clock uncertainty           -0.053    14.267    
    SLICE_X88Y91         FDSE (Setup_fdse_C_S)       -0.697    13.570    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.872%)  route 0.818ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 13.828 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.727     9.359    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.818    10.596    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.608    13.828    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.492    14.320    
                         clock uncertainty           -0.053    14.267    
    SLICE_X88Y91         FDSE (Setup_fdse_C_S)       -0.697    13.570    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.779ns (43.978%)  route 0.992ns (56.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 13.827 - 5.000 ) 
    Source Clock Delay      (SCD):    9.361ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.729     9.361    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.478     9.839 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.992    10.831    ddr2/reset_counter[1]
    SLICE_X88Y90         LUT6 (Prop_lut6_I1_O)        0.301    11.132 r  ddr2/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.132    ddr2/ldc/ic_reset_reg_0
    SLICE_X88Y90         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.607    13.827    ddr2/ldc/iodelay_clk
    SLICE_X88Y90         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.508    14.335    
                         clock uncertainty           -0.053    14.282    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.077    14.359    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.222%)  route 0.132ns (38.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.164     3.055 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.132     3.188    ddr2/reset_counter[2]
    SLICE_X88Y90         LUT6 (Prop_lut6_I3_O)        0.045     3.233 r  ddr2/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.233    ddr2/ldc/ic_reset_reg_0
    SLICE_X88Y90         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y90         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.834     2.907    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.120     3.027    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     2.890    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.141     3.031 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.170     3.202    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.875     3.741    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.850     2.890    
    SLICE_X83Y91         FDPE (Hold_fdpe_C_D)         0.076     2.966    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.148     3.039 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     3.178    ddr2/ldc/reset_counter_reg[3]_0[1]
    SLICE_X88Y91         LUT4 (Prop_lut4_I2_O)        0.103     3.281 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.281    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y91         FDSE (Hold_fdse_C_D)         0.131     3.022    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.148     3.039 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.138     3.178    ddr2/ldc/reset_counter_reg[3]_0[1]
    SLICE_X88Y91         LUT3 (Prop_lut3_I0_O)        0.099     3.277 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.277    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y91         FDSE (Hold_fdse_C_D)         0.121     3.012    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (45.997%)  route 0.244ns (54.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.164     3.055 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.244     3.300    ddr2/ldc/reset_counter_reg[3]_0[0]
    SLICE_X88Y91         LUT2 (Prop_lut2_I0_O)        0.044     3.344 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.344    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y91         FDSE (Hold_fdse_C_D)         0.131     3.022    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.116%)  route 0.244ns (53.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.604     2.891    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDSE (Prop_fdse_C_Q)         0.164     3.055 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.244     3.300    ddr2/ldc/reset_counter_reg[3]_0[0]
    SLICE_X88Y91         LUT1 (Prop_lut1_I0_O)        0.045     3.345 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.345    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.850     2.891    
    SLICE_X88Y91         FDSE (Hold_fdse_C_D)         0.121     3.012    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.402%)  route 0.293ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     2.890    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.128     3.018 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.293     3.311    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.812     2.929    
    SLICE_X88Y91         FDSE (Hold_fdse_C_S)        -0.044     2.885    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.402%)  route 0.293ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     2.890    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.128     3.018 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.293     3.311    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.812     2.929    
    SLICE_X88Y91         FDSE (Hold_fdse_C_S)        -0.044     2.885    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.402%)  route 0.293ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     2.890    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.128     3.018 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.293     3.311    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.812     2.929    
    SLICE_X88Y91         FDSE (Hold_fdse_C_S)        -0.044     2.885    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.402%)  route 0.293ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.742ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.603     2.890    ddr2/ldc/iodelay_clk
    SLICE_X83Y91         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.128     3.018 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.293     3.311    ddr2/ldc/SS[0]
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.876     3.742    ddr2/ldc/iodelay_clk
    SLICE_X88Y91         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.812     2.929    
    SLICE_X88Y91         FDSE (Hold_fdse_C_S)        -0.044     2.885    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y91     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X83Y91     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y90     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y90     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y90     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y90     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y91     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X83Y91     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y90     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.631ns (30.276%)  route 6.059ns (69.724%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 18.804 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.952    16.164    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.288 f  ddr2/ldc/subfragments_bankmachine4_state[2]_i_5/O
                         net (fo=9, routed)           0.317    16.605    ddr2/ldc/subfragments_bankmachine4_state[2]_i_5_n_0
    SLICE_X88Y123        LUT6 (Prop_lut6_I0_O)        0.124    16.729 f  ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2/O
                         net (fo=3, routed)           0.628    17.357    ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2_n_0
    SLICE_X88Y122        LUT2 (Prop_lut2_I1_O)        0.117    17.474 r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.533    18.007    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X88Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.585    18.804    ddr2/ldc/FD_7_0
    SLICE_X88Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.490    19.294    
                         clock uncertainty           -0.057    19.237    
    SLICE_X88Y122        FDRE (Setup_fdre_C_R)       -0.748    18.489    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 2.834ns (30.244%)  route 6.536ns (69.756%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.801ns = ( 18.801 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.952    16.164    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.288 f  ddr2/ldc/subfragments_bankmachine4_state[2]_i_5/O
                         net (fo=9, routed)           0.619    16.907    ddr2/ldc/subfragments_bankmachine4_state[2]_i_5_n_0
    SLICE_X82Y123        LUT3 (Prop_lut3_I2_O)        0.118    17.025 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_4/O
                         net (fo=1, routed)           0.653    17.677    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_4_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I2_O)        0.326    18.003 r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.684    18.688    ddr2/ldc/subfragments_new_master_rdata_valid00
    SLICE_X84Y123        SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.582    18.801    ddr2/ldc/FD_7_0
    SLICE_X84Y123        SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.490    19.291    
                         clock uncertainty           -0.057    19.234    
    SLICE_X84Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    19.204    ddr2/ldc/subfragments_new_master_rdata_valid6_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         19.204    
                         arrival time                         -18.688    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 2.638ns (28.360%)  route 6.664ns (71.640%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.801ns = ( 18.801 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.952    16.164    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I4_O)        0.124    16.288 f  ddr2/ldc/subfragments_bankmachine4_state[2]_i_5/O
                         net (fo=9, routed)           0.619    16.907    ddr2/ldc/subfragments_bankmachine4_state[2]_i_5_n_0
    SLICE_X82Y123        LUT3 (Prop_lut3_I2_O)        0.124    17.031 r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_4/O
                         net (fo=1, routed)           0.757    17.787    ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_4_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.911 r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.708    18.619    ddr2/ldc/subfragments_new_master_rdata_valid90
    SLICE_X84Y123        SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.582    18.801    ddr2/ldc/FD_7_0
    SLICE_X84Y123        SRL16E                                       r  ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.490    19.291    
                         clock uncertainty           -0.057    19.234    
    SLICE_X84Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    19.190    ddr2/ldc/subfragments_new_master_rdata_valid15_reg_srl7___ddr2_ldc_subfragments_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.285%)  route 0.801ns (63.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.456     9.815 r  ddr2/ldc/FDPE_2/Q
                         net (fo=1, routed)           0.801    10.615    ddr2/ldc/xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.606    10.826    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
                         clock pessimism              0.533    11.359    
                         clock uncertainty           -0.057    11.302    
    SLICE_X83Y92         FDPE (Setup_fdpe_C_D)       -0.043    11.259    ddr2/ldc/FDPE_3
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 2.638ns (29.468%)  route 6.314ns (70.532%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.701ns = ( 18.701 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.063    16.275    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y127        LUT5 (Prop_lut5_I4_O)        0.124    16.399 f  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.645    17.045    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.446    17.614    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X68Y126        LUT2 (Prop_lut2_I0_O)        0.124    17.738 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.531    18.269    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X68Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.482    18.701    ddr2/ldc/FD_7_0
    SLICE_X68Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.490    19.191    
                         clock uncertainty           -0.057    19.134    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.205    18.929    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 2.638ns (29.468%)  route 6.314ns (70.532%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.701ns = ( 18.701 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          1.063    16.275    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X73Y127        LUT5 (Prop_lut5_I4_O)        0.124    16.399 f  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.645    17.045    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X68Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.446    17.614    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X68Y126        LUT2 (Prop_lut2_I0_O)        0.124    17.738 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.531    18.269    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X68Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.482    18.701    ddr2/ldc/FD_7_0
    SLICE_X68Y125        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.490    19.191    
                         clock uncertainty           -0.057    19.134    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.205    18.929    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -18.269    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.638ns (29.366%)  route 6.345ns (70.634%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 18.703 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.974    16.186    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X76Y126        LUT5 (Prop_lut5_I3_O)        0.124    16.310 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.733    17.042    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I5_O)        0.124    17.166 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.619    17.785    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X70Y123        LUT2 (Prop_lut2_I1_O)        0.124    17.909 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.391    18.300    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.484    18.703    ddr2/ldc/FD_7_0
    SLICE_X70Y123        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.490    19.193    
                         clock uncertainty           -0.057    19.136    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.169    18.967    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.638ns (29.366%)  route 6.345ns (70.634%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 18.703 - 10.000 ) 
    Source Clock Delay      (SCD):    9.317ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.686     9.317    ddr2/ldc/FD_7_0
    SLICE_X77Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.419     9.736 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.018    10.754    ddr2/ldc/p_0_in0_in[0]
    SLICE_X75Y122        LUT6 (Prop_lut6_I3_O)        0.299    11.053 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_15/O
                         net (fo=1, routed)           0.000    11.053    ddr2/ldc/subfragments_bankmachine6_state[2]_i_15_n_0
    SLICE_X75Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.585 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.585    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_8_n_0
    SLICE_X75Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.856 f  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.663    12.519    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X77Y124        LUT5 (Prop_lut5_I2_O)        0.373    12.892 r  ddr2/ldc/sdram_choose_req_grant[2]_i_19/O
                         net (fo=1, routed)           0.649    13.541    ddr2/ldc/sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I3_O)        0.124    13.665 r  ddr2/ldc/sdram_choose_req_grant[2]_i_11/O
                         net (fo=6, routed)           0.664    14.329    ddr2/ldc/sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.124    14.453 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.635    15.088    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X82Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.212 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=36, routed)          0.974    16.186    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X76Y126        LUT5 (Prop_lut5_I3_O)        0.124    16.310 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_3/O
                         net (fo=1, routed)           0.733    17.042    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_3_n_0
    SLICE_X70Y124        LUT6 (Prop_lut6_I5_O)        0.124    17.166 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[3]_i_1/O
                         net (fo=5, routed)           0.619    17.785    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X70Y123        LUT2 (Prop_lut2_I1_O)        0.124    17.909 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.391    18.300    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.484    18.703    ddr2/ldc/FD_7_0
    SLICE_X70Y123        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.490    19.193    
                         clock uncertainty           -0.057    19.136    
    SLICE_X70Y123        FDRE (Setup_fdre_C_CE)      -0.169    18.967    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 1.739ns (20.040%)  route 6.939ns (79.960%))
  Logic Levels:           7  (LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 18.821 - 10.000 ) 
    Source Clock Delay      (SCD):    9.334ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.703     9.334    ddr2/ldc/FD_7_0
    SLICE_X76Y106        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDRE (Prop_fdre_C_Q)         0.478     9.812 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.169    10.981    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRA0
    SLICE_X74Y110        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295    11.276 f  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMA_D1/O
                         net (fo=8, routed)           1.625    12.901    ddr2/ldc/tag_do_tag[7]
    SLICE_X68Y123        LUT5 (Prop_lut5_I4_O)        0.152    13.053 f  ddr2/ldc/subfragments_roundrobin2_grant_i_10/O
                         net (fo=1, routed)           0.583    13.636    ddr2/ldc/subfragments_roundrobin2_grant_i_10_n_0
    SLICE_X67Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.962 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.332    14.294    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X68Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.418 f  ddr2/ldc/wdata_consumed_i_4/O
                         net (fo=4, routed)           0.452    14.871    ddr2/ldc/wdata_consumed_i_4_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.995 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_10/O
                         net (fo=1, routed)           0.679    15.674    ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_10_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.798 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.433    17.231    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.116    17.347 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain0_reg_0_1_0_5_i_2/O
                         net (fo=1, routed)           0.665    18.012    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/DIA1
    SLICE_X80Y99         RAMD32                                       r  ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.601    18.821    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/WCLK
    SLICE_X80Y99         RAMD32                                       r  ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism              0.412    19.233    
                         clock uncertainty           -0.057    19.176    
    SLICE_X80Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.462    18.714    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ddr2/ldc/memadr_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 1.740ns (20.057%)  route 6.935ns (79.943%))
  Logic Levels:           7  (LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.821ns = ( 18.821 - 10.000 ) 
    Source Clock Delay      (SCD):    9.334ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.703     9.334    ddr2/ldc/FD_7_0
    SLICE_X76Y106        FDRE                                         r  ddr2/ldc/memadr_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDRE (Prop_fdre_C_Q)         0.478     9.812 r  ddr2/ldc/memadr_2_reg[0]/Q
                         net (fo=132, routed)         1.169    10.981    ddr2/ldc/tag_mem_reg_0_1_6_11/ADDRA0
    SLICE_X74Y110        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295    11.276 f  ddr2/ldc/tag_mem_reg_0_1_6_11/RAMA_D1/O
                         net (fo=8, routed)           1.625    12.901    ddr2/ldc/tag_do_tag[7]
    SLICE_X68Y123        LUT5 (Prop_lut5_I4_O)        0.152    13.053 f  ddr2/ldc/subfragments_roundrobin2_grant_i_10/O
                         net (fo=1, routed)           0.583    13.636    ddr2/ldc/subfragments_roundrobin2_grant_i_10_n_0
    SLICE_X67Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.962 f  ddr2/ldc/subfragments_roundrobin2_grant_i_7/O
                         net (fo=2, routed)           0.332    14.294    ddr2/ldc/subfragments_roundrobin2_grant_i_7_n_0
    SLICE_X68Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.418 f  ddr2/ldc/wdata_consumed_i_4/O
                         net (fo=4, routed)           0.452    14.871    ddr2/ldc/wdata_consumed_i_4_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.995 f  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_10/O
                         net (fo=1, routed)           0.679    15.674    ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_10_n_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.798 r  ddr2/ldc/data_mem_grain6_reg_0_1_0_5_i_8/O
                         net (fo=72, routed)          1.444    17.242    ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain4_reg_0_1_0_5
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.117    17.359 r  ddr2/ldc/serv_rf_top/cpu/mem_if/data_mem_grain0_reg_0_1_0_5_i_4/O
                         net (fo=1, routed)           0.651    18.009    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/DIB1
    SLICE_X80Y99         RAMD32                                       r  ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.601    18.821    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/WCLK
    SLICE_X80Y99         RAMD32                                       r  ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.412    19.233    
                         clock uncertainty           -0.057    19.176    
    SLICE_X80Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    18.724    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -18.009    
  -------------------------------------------------------------------
                         slack                                  0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.876ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.589     2.876    ddr2/ldc/FD_7_0
    SLICE_X75Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     3.017 r  ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=34, routed)          0.194     3.212    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD2
    SLICE_X76Y114        RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.860     3.727    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X76Y114        RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.835     2.891    
    SLICE_X76Y114        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.145    ddr2/ldc/storage_5_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.585     2.872    ddr2/ldc/FD_7_0
    SLICE_X75Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_fdre_C_Q)         0.141     3.013 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.250     3.263    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.855     3.721    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.835     2.885    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.195    ddr2/ldc/storage_8_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.585     2.872    ddr2/ldc/FD_7_0
    SLICE_X75Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_fdre_C_Q)         0.141     3.013 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.250     3.263    ddr2/ldc/storage_8_reg_0_15_0_5/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.855     3.721    ddr2/ldc/storage_8_reg_0_15_0_5/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.835     2.885    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.195    ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y42    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y42    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y20    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y109   ddr2/ldc/storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y103   ddr2/ldc/data_mem_grain1_reg_0_1_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.701ns  (logic 5.061ns (25.689%)  route 14.640ns (74.311%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.232ns = ( 32.232 - 20.000 ) 
    Source Clock Delay      (SCD):    12.985ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.808    12.985    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk
    SLICE_X25Y16         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456    13.441 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/Q
                         net (fo=2, routed)           0.798    14.239    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_0_repN_alias
    SLICE_X25Y15         LUT4 (Prop_lut4_I3_O)        0.152    14.391 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__15/O
                         net (fo=2, routed)           0.601    14.992    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.611    15.929    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep
    SLICE_X34Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__39/O
                         net (fo=1, routed)           1.004    17.057    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[1]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[1]_i_2__54/O
                         net (fo=11, routed)          0.465    17.646    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.124    17.770 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    17.770    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.348 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.451    19.800    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.301    20.101 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[3]_i_92/O
                         net (fo=2, routed)           0.612    20.712    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_38__0_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.118    20.830 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_66__0/O
                         net (fo=2, routed)           0.433    21.264    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_37__0
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.355    21.619 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_60__0/O
                         net (fo=2, routed)           0.588    22.206    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.327    22.533 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1/O
                         net (fo=1, routed)           0.407    22.940    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.064 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7/O
                         net (fo=4, routed)           0.839    23.904    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[3]_i_20__8/O
                         net (fo=6, routed)           0.432    24.460    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38/O
                         net (fo=2, routed)           0.507    25.091    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.215 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15/O
                         net (fo=1, routed)           0.158    25.373    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7/O
                         net (fo=1, routed)           0.581    26.078    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.202 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_4/O
                         net (fo=1, routed)           0.294    26.496    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_30
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.620 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1/O
                         net (fo=6, routed)           0.975    27.595    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1_n_0
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.150    27.745 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_1__7/O
                         net (fo=46, routed)          0.836    28.582    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[34]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.326    28.908 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.474    29.381    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.505 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__190/O
                         net (fo=132, routed)         1.302    30.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.152    30.960 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__125/O
                         net (fo=4, routed)           0.335    31.294    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X22Y33         LUT6 (Prop_lut6_I5_O)        0.332    31.626 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__363/O
                         net (fo=1, routed)           0.557    32.184    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_2
    SLICE_X23Y32         LUT5 (Prop_lut5_I1_O)        0.124    32.308 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__990/O
                         net (fo=1, routed)           0.379    32.687    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/din_new
    SLICE_X23Y32         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.678    32.232    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/clk
    SLICE_X23Y32         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.711    32.943    
                         clock uncertainty           -0.062    32.881    
    SLICE_X23Y32         FDCE (Setup_fdce_C_D)       -0.047    32.834    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[2].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.834    
                         arrival time                         -32.687    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 4.495ns (23.010%)  route 15.040ns (76.990%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.073ns = ( 32.073 - 20.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.801    12.978    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X47Y37         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.456    13.434 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=91, routed)          0.976    14.410    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_1
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.149    14.559 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_7/O
                         net (fo=1, routed)           0.805    15.364    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/decode/i1_dp_raw[imm20]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.332    15.696 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=10, routed)          0.694    16.390    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.514 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.667    17.181    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.305 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    17.305    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.837 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           0.612    18.449    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    18.573 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_22/O
                         net (fo=2, routed)           0.321    18.894    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/i___199_i_64
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124    19.018 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=58, routed)          1.057    20.074    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[51]_2
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.124    20.198 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[15]_i_41/O
                         net (fo=3, routed)           1.072    21.271    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[15]_i_9__0_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I4_O)        0.124    21.395 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[31]_i_64/O
                         net (fo=1, routed)           0.649    22.044    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_24__0_1
    SLICE_X29Y46         LUT5 (Prop_lut5_I4_O)        0.124    22.168 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_41__1/O
                         net (fo=1, routed)           0.934    23.102    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[30]_i_12__2
    SLICE_X23Y46         LUT3 (Prop_lut3_I2_O)        0.153    23.255 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_24__0/O
                         net (fo=68, routed)          1.078    24.333    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_9__1
    SLICE_X22Y43         LUT4 (Prop_lut4_I2_O)        0.355    24.688 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_23__2/O
                         net (fo=33, routed)          0.904    25.592    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X18Y44         LUT4 (Prop_lut4_I3_O)        0.352    25.944 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_12__1/O
                         net (fo=1, routed)           0.445    26.389    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_12__1_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I3_O)        0.326    26.715 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_3__34/O
                         net (fo=64, routed)          1.477    28.192    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dec_i1_rs2_bypass_en_d
    SLICE_X13Y60         LUT3 (Prop_lut3_I1_O)        0.150    28.342 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[14]_i_4__0/O
                         net (fo=3, routed)           1.147    29.489    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[14]_i_4__0_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.326    29.815 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[14]_i_1__4/O
                         net (fo=2, routed)           0.682    30.497    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/div_rs2_d[14]
    SLICE_X29Y64         LUT4 (Prop_lut4_I3_O)        0.124    30.621 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.363    30.984    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_9__11_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I4_O)        0.124    31.108 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_7__12/O
                         net (fo=1, routed)           0.460    31.568    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_7__12_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    31.692 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_3__26/O
                         net (fo=1, routed)           0.697    32.389    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_3__26_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.124    32.513 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[1]_i_1__127/O
                         net (fo=1, routed)           0.000    32.513    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_7[0]
    SLICE_X11Y63         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.519    32.073    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/clk
    SLICE_X11Y63         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.631    32.704    
                         clock uncertainty           -0.062    32.642    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)        0.029    32.671    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.671    
                         arrival time                         -32.513    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.293ns  (logic 4.132ns (21.418%)  route 15.161ns (78.582%))
  Logic Levels:           21  (CARRY4=1 LUT2=4 LUT3=2 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.067ns = ( 32.067 - 20.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.801    12.978    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X47Y37         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.456    13.434 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=91, routed)          0.976    14.410    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_1
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.149    14.559 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_7/O
                         net (fo=1, routed)           0.805    15.364    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/decode/i1_dp_raw[imm20]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.332    15.696 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=10, routed)          0.694    16.390    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.514 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.667    17.181    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.305 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    17.305    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.837 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           0.612    18.449    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    18.573 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_22/O
                         net (fo=2, routed)           0.613    19.186    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[54]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_11__0/O
                         net (fo=57, routed)          1.001    20.311    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_3
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.435 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_8/O
                         net (fo=14, routed)          0.894    21.329    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_2
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[10]_i_18/O
                         net (fo=2, routed)           0.741    22.194    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_5__3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_11__0/O
                         net (fo=1, routed)           0.560    22.878    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/i___199_i_2_1
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.124    23.002 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3/O
                         net (fo=2, routed)           0.633    23.634    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3_n_0
    SLICE_X26Y42         LUT2 (Prop_lut2_I0_O)        0.124    23.758 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_2__8/O
                         net (fo=6, routed)           0.712    24.470    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_2
    SLICE_X23Y42         LUT2 (Prop_lut2_I0_O)        0.119    24.589 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_21/O
                         net (fo=4, routed)           0.656    25.245    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[0]_6
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.332    25.577 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_10__2/O
                         net (fo=5, routed)           0.807    26.384    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[44]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.124    26.508 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_12__5/O
                         net (fo=33, routed)          1.622    28.131    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[6]_i_2__8_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    28.255 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[19]_i_4__0/O
                         net (fo=1, routed)           0.819    29.074    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[63]_1
    SLICE_X29Y62         LUT6 (Prop_lut6_I4_O)        0.124    29.198 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[19]_i_2__5/O
                         net (fo=2, routed)           0.648    29.846    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout_reg[75]_2[18]
    SLICE_X28Y62         LUT3 (Prop_lut3_I0_O)        0.150    29.996 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[19]_i_4__0/O
                         net (fo=3, routed)           0.473    30.469    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[19]_i_4__0_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I4_O)        0.326    30.795 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[19]_i_3__0/O
                         net (fo=1, routed)           0.819    31.614    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/runff/div_rs1_d[1]
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.124    31.738 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/runff/dout[19]_i_2__24/O
                         net (fo=1, routed)           0.409    32.147    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]_5
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.271 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[19]_i_1__82/O
                         net (fo=1, routed)           0.000    32.271    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[19]_i_1__82_n_0
    SLICE_X15Y67         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.513    32.067    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/clk
    SLICE_X15Y67         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.631    32.698    
                         clock uncertainty           -0.062    32.636    
    SLICE_X15Y67         FDCE (Setup_fdce_C_D)        0.031    32.667    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         32.667    
                         arrival time                         -32.271    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.544ns  (logic 4.043ns (20.687%)  route 15.501ns (79.313%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.237ns = ( 32.237 - 20.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.801    12.978    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X47Y37         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.456    13.434 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=91, routed)          0.976    14.410    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_1
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.149    14.559 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_7/O
                         net (fo=1, routed)           0.805    15.364    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/decode/i1_dp_raw[imm20]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.332    15.696 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=10, routed)          0.694    16.390    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.514 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.667    17.181    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.305 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    17.305    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.837 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           0.612    18.449    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    18.573 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_22/O
                         net (fo=2, routed)           0.613    19.186    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[54]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_11__0/O
                         net (fo=57, routed)          1.001    20.311    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_3
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.435 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_8/O
                         net (fo=14, routed)          0.894    21.329    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_2
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[10]_i_18/O
                         net (fo=2, routed)           0.741    22.194    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_5__3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_11__0/O
                         net (fo=1, routed)           0.560    22.878    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/i___199_i_2_1
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.124    23.002 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3/O
                         net (fo=2, routed)           0.633    23.634    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3_n_0
    SLICE_X26Y42         LUT2 (Prop_lut2_I0_O)        0.124    23.758 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_2__8/O
                         net (fo=6, routed)           0.712    24.470    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_2
    SLICE_X23Y42         LUT2 (Prop_lut2_I0_O)        0.119    24.589 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_21/O
                         net (fo=4, routed)           0.656    25.245    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[0]_6
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.332    25.577 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_10__2/O
                         net (fo=5, routed)           0.807    26.384    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[44]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.124    26.508 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_12__5/O
                         net (fo=33, routed)          1.555    28.063    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[6]_i_2__8_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.187 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[31]_i_8__2/O
                         net (fo=1, routed)           0.593    28.780    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[75]_1
    SLICE_X15Y61         LUT6 (Prop_lut6_I4_O)        0.124    28.904 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_2__6/O
                         net (fo=2, routed)           0.573    29.477    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout_reg[75]_2[30]
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.150    29.627 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[31]_i_5__0/O
                         net (fo=4, routed)           1.202    30.830    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout_reg[31]
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.332    31.162 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[31]_i_5/O
                         net (fo=1, routed)           1.208    32.369    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/exu_lsu_rs1_d[31]
    SLICE_X24Y40         LUT3 (Prop_lut3_I2_O)        0.153    32.522 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[31]_i_2__82/O
                         net (fo=1, routed)           0.000    32.522    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]_6
    SLICE_X24Y40         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.683    32.237    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk
    SLICE_X24Y40         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism              0.711    32.948    
                         clock uncertainty           -0.062    32.886    
    SLICE_X24Y40         FDCE (Setup_fdce_C_D)        0.075    32.961    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         32.961    
                         arrival time                         -32.522    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.447ns  (logic 4.012ns (20.630%)  route 15.435ns (79.370%))
  Logic Levels:           20  (CARRY4=1 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.237ns = ( 32.237 - 20.000 ) 
    Source Clock Delay      (SCD):    12.978ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.801    12.978    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk
    SLICE_X47Y37         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.456    13.434 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]/Q
                         net (fo=91, routed)          0.976    14.410    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[2]_1
    SLICE_X40Y39         LUT4 (Prop_lut4_I1_O)        0.149    14.559 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_7/O
                         net (fo=1, routed)           0.805    15.364    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/decode/i1_dp_raw[imm20]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.332    15.696 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=10, routed)          0.694    16.390    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.514 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__6/O
                         net (fo=4, routed)           0.667    17.181    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.305 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    17.305    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.837 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           0.612    18.449    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    18.573 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_22/O
                         net (fo=2, routed)           0.613    19.186    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[54]
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_11__0/O
                         net (fo=57, routed)          1.001    20.311    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_3
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.435 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[16]_i_8/O
                         net (fo=14, routed)          0.894    21.329    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[51]_2
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[10]_i_18/O
                         net (fo=2, routed)           0.741    22.194    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_5__3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124    22.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0_e2c_ff/dffs/dout[10]_i_11__0/O
                         net (fo=1, routed)           0.560    22.878    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/i___199_i_2_1
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.124    23.002 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3/O
                         net (fo=2, routed)           0.633    23.634    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_5__3_n_0
    SLICE_X26Y42         LUT2 (Prop_lut2_I0_O)        0.124    23.758 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[10]_i_2__8/O
                         net (fo=6, routed)           0.712    24.470    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[3]_2
    SLICE_X23Y42         LUT2 (Prop_lut2_I0_O)        0.119    24.589 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_21/O
                         net (fo=4, routed)           0.656    25.245    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[0]_6
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.332    25.577 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_10__2/O
                         net (fo=5, routed)           0.807    26.384    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[44]
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.124    26.508 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_12__5/O
                         net (fo=33, routed)          1.731    28.240    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[6]_i_2__8_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.124    28.364 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/divwbff/dout[30]_i_4__1/O
                         net (fo=1, routed)           0.593    28.957    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[74]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.081 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[30]_i_2__5/O
                         net (fo=2, routed)           0.727    29.807    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout_reg[75]_2[29]
    SLICE_X15Y56         LUT3 (Prop_lut3_I0_O)        0.119    29.926 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[30]_i_4__0/O
                         net (fo=3, routed)           1.084    31.010    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout_reg[30]_1
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.332    31.342 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/dout[30]_i_3/O
                         net (fo=1, routed)           0.930    32.272    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/exu_lsu_rs1_d[30]
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.153    32.425 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[30]_i_1__90/O
                         net (fo=1, routed)           0.000    32.425    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[30]_2
    SLICE_X29Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.683    32.237    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk
    SLICE_X29Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[30]/C
                         clock pessimism              0.711    32.948    
                         clock uncertainty           -0.062    32.886    
    SLICE_X29Y42         FDCE (Setup_fdce_C_D)        0.075    32.961    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         32.961    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.367ns  (logic 4.825ns (24.913%)  route 14.542ns (75.087%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.229ns = ( 32.229 - 20.000 ) 
    Source Clock Delay      (SCD):    12.985ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.808    12.985    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk
    SLICE_X25Y16         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456    13.441 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/Q
                         net (fo=2, routed)           0.798    14.239    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_0_repN_alias
    SLICE_X25Y15         LUT4 (Prop_lut4_I3_O)        0.152    14.391 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__15/O
                         net (fo=2, routed)           0.601    14.992    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.611    15.929    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep
    SLICE_X34Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__39/O
                         net (fo=1, routed)           1.004    17.057    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[1]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[1]_i_2__54/O
                         net (fo=11, routed)          0.465    17.646    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.124    17.770 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    17.770    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.348 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.451    19.800    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.301    20.101 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[3]_i_92/O
                         net (fo=2, routed)           0.612    20.712    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_38__0_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.118    20.830 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_66__0/O
                         net (fo=2, routed)           0.433    21.264    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_37__0
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.355    21.619 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_60__0/O
                         net (fo=2, routed)           0.588    22.206    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.327    22.533 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1/O
                         net (fo=1, routed)           0.407    22.940    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.064 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7/O
                         net (fo=4, routed)           0.839    23.904    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[3]_i_20__8/O
                         net (fo=6, routed)           0.432    24.460    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38/O
                         net (fo=2, routed)           0.507    25.091    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.215 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15/O
                         net (fo=1, routed)           0.158    25.373    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7/O
                         net (fo=1, routed)           0.581    26.078    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.202 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_4/O
                         net (fo=1, routed)           0.294    26.496    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_30
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.620 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1/O
                         net (fo=6, routed)           0.975    27.595    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1_n_0
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.150    27.745 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_1__7/O
                         net (fo=46, routed)          0.836    28.582    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[34]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.326    28.908 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.474    29.381    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.505 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__190/O
                         net (fo=132, routed)         0.815    30.320    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    30.444 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.707    31.151    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X28Y38         LUT3 (Prop_lut3_I2_O)        0.124    31.275 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.953    32.229    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I2_O)        0.124    32.353 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_1__5/O
                         net (fo=1, routed)           0.000    32.353    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[31]
    SLICE_X18Y30         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.675    32.229    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk
    SLICE_X18Y30         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.711    32.940    
                         clock uncertainty           -0.062    32.878    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.031    32.909    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                         -32.353    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.333ns  (logic 4.825ns (24.957%)  route 14.508ns (75.043%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 32.226 - 20.000 ) 
    Source Clock Delay      (SCD):    12.985ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.808    12.985    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk
    SLICE_X25Y16         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456    13.441 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/Q
                         net (fo=2, routed)           0.798    14.239    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_0_repN_alias
    SLICE_X25Y15         LUT4 (Prop_lut4_I3_O)        0.152    14.391 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__15/O
                         net (fo=2, routed)           0.601    14.992    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.611    15.929    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep
    SLICE_X34Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__39/O
                         net (fo=1, routed)           1.004    17.057    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[1]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[1]_i_2__54/O
                         net (fo=11, routed)          0.465    17.646    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.124    17.770 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    17.770    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.348 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.451    19.800    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.301    20.101 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[3]_i_92/O
                         net (fo=2, routed)           0.612    20.712    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_38__0_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.118    20.830 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_66__0/O
                         net (fo=2, routed)           0.433    21.264    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_37__0
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.355    21.619 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_60__0/O
                         net (fo=2, routed)           0.588    22.206    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.327    22.533 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1/O
                         net (fo=1, routed)           0.407    22.940    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.064 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7/O
                         net (fo=4, routed)           0.839    23.904    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[3]_i_20__8/O
                         net (fo=6, routed)           0.432    24.460    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38/O
                         net (fo=2, routed)           0.507    25.091    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.215 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15/O
                         net (fo=1, routed)           0.158    25.373    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7/O
                         net (fo=1, routed)           0.581    26.078    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.202 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_4/O
                         net (fo=1, routed)           0.294    26.496    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_30
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.620 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1/O
                         net (fo=6, routed)           0.975    27.595    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1_n_0
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.150    27.745 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_1__7/O
                         net (fo=46, routed)          0.836    28.582    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[34]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.326    28.908 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.474    29.381    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.505 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__190/O
                         net (fo=132, routed)         0.815    30.320    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    30.444 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.707    31.151    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X28Y38         LUT3 (Prop_lut3_I2_O)        0.124    31.275 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.919    32.194    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    32.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[61]_i_1__4/O
                         net (fo=1, routed)           0.000    32.318    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[29]
    SLICE_X19Y27         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.672    32.226    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk
    SLICE_X19Y27         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.711    32.937    
                         clock uncertainty           -0.062    32.875    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.032    32.907    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                         -32.318    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 4.825ns (24.983%)  route 14.488ns (75.017%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.227ns = ( 32.227 - 20.000 ) 
    Source Clock Delay      (SCD):    12.985ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.808    12.985    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk
    SLICE_X25Y16         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456    13.441 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/Q
                         net (fo=2, routed)           0.798    14.239    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_0_repN_alias
    SLICE_X25Y15         LUT4 (Prop_lut4_I3_O)        0.152    14.391 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__15/O
                         net (fo=2, routed)           0.601    14.992    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.611    15.929    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep
    SLICE_X34Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__39/O
                         net (fo=1, routed)           1.004    17.057    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[1]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[1]_i_2__54/O
                         net (fo=11, routed)          0.465    17.646    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.124    17.770 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    17.770    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.348 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.451    19.800    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.301    20.101 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[3]_i_92/O
                         net (fo=2, routed)           0.612    20.712    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_38__0_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.118    20.830 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_66__0/O
                         net (fo=2, routed)           0.433    21.264    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_37__0
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.355    21.619 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_60__0/O
                         net (fo=2, routed)           0.588    22.206    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.327    22.533 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1/O
                         net (fo=1, routed)           0.407    22.940    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.064 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7/O
                         net (fo=4, routed)           0.839    23.904    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[3]_i_20__8/O
                         net (fo=6, routed)           0.432    24.460    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38/O
                         net (fo=2, routed)           0.507    25.091    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.215 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15/O
                         net (fo=1, routed)           0.158    25.373    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7/O
                         net (fo=1, routed)           0.581    26.078    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.202 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_4/O
                         net (fo=1, routed)           0.294    26.496    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_30
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.620 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1/O
                         net (fo=6, routed)           0.975    27.595    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1_n_0
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.150    27.745 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_1__7/O
                         net (fo=46, routed)          0.836    28.582    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[34]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.326    28.908 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.474    29.381    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.505 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__190/O
                         net (fo=132, routed)         0.815    30.320    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    30.444 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          0.707    31.151    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X28Y38         LUT3 (Prop_lut3_I2_O)        0.124    31.275 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.899    32.174    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.124    32.298 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[58]_i_1__7/O
                         net (fo=1, routed)           0.000    32.298    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[26]
    SLICE_X24Y28         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.673    32.227    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk
    SLICE_X24Y28         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.711    32.938    
                         clock uncertainty           -0.062    32.876    
    SLICE_X24Y28         FDCE (Setup_fdce_C_D)        0.032    32.908    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                         -32.298    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.312ns  (logic 5.061ns (26.207%)  route 14.251ns (73.793%))
  Logic Levels:           23  (CARRY4=1 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.232ns = ( 32.232 - 20.000 ) 
    Source Clock Delay      (SCD):    12.985ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.808    12.985    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk
    SLICE_X25Y16         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDCE (Prop_fdce_C_Q)         0.456    13.441 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]_replica/Q
                         net (fo=2, routed)           0.798    14.239    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_0_repN_alias
    SLICE_X25Y15         LUT4 (Prop_lut4_I3_O)        0.152    14.391 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__15/O
                         net (fo=2, routed)           0.601    14.992    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.326    15.318 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.611    15.929    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep
    SLICE_X34Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.053 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__39/O
                         net (fo=1, routed)           1.004    17.057    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[1]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.181 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[1]_i_2__54/O
                         net (fo=11, routed)          0.465    17.646    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_2
    SLICE_X30Y31         LUT4 (Prop_lut4_I2_O)        0.124    17.770 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_4/O
                         net (fo=1, routed)           0.000    17.770    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[1]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.348 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.451    19.800    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.301    20.101 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[3]_i_92/O
                         net (fo=2, routed)           0.612    20.712    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_38__0_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.118    20.830 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[3]_i_66__0/O
                         net (fo=2, routed)           0.433    21.264    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_37__0
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.355    21.619 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[3]_i_60__0/O
                         net (fo=2, routed)           0.588    22.206    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.327    22.533 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1/O
                         net (fo=1, routed)           0.407    22.940    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_36__1_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.064 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[3]_i_15__7/O
                         net (fo=4, routed)           0.839    23.904    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X45Y43         LUT2 (Prop_lut2_I1_O)        0.124    24.028 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[3]_i_20__8/O
                         net (fo=6, routed)           0.432    24.460    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X43Y42         LUT6 (Prop_lut6_I4_O)        0.124    24.584 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38/O
                         net (fo=2, routed)           0.507    25.091    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i___199_i_38_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.215 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15/O
                         net (fo=1, routed)           0.158    25.373    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_15_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7/O
                         net (fo=1, routed)           0.581    26.078    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_7_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    26.202 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[33]_i_4/O
                         net (fo=1, routed)           0.294    26.496    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_30
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    26.620 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1/O
                         net (fo=6, routed)           0.975    27.595    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_2__1_n_0
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.150    27.745 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[33]_i_1__7/O
                         net (fo=46, routed)          0.836    28.582    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[34]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.326    28.908 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           0.474    29.381    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124    29.505 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__190/O
                         net (fo=132, routed)         1.302    30.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[10]_0
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.152    30.960 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[0]_i_3__125/O
                         net (fo=4, routed)           0.467    31.427    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/fifo_done_en_3221_in
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.332    31.759 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RdPtr_dff/dffs/dout[0]_i_2__362/O
                         net (fo=1, routed)           0.414    32.173    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RspPtr_dff/dffs/fifo_done_en_3
    SLICE_X22Y32         LUT5 (Prop_lut5_I1_O)        0.124    32.297 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/RspPtr_dff/dffs/dout[0]_i_1__992/O
                         net (fo=1, routed)           0.000    32.297    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/din_new
    SLICE_X22Y32         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.678    32.232    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/clk
    SLICE_X22Y32         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]/C
                         clock pessimism              0.711    32.943    
                         clock uncertainty           -0.062    32.881    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.031    32.912    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/GenFifo[3].fifo_done_dff/dffsc/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.912    
                         arrival time                         -32.297    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.236ns  (logic 4.430ns (23.030%)  route 14.806ns (76.970%))
  Logic Levels:           18  (CARRY4=1 LUT3=3 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.228ns = ( 32.228 - 20.000 ) 
    Source Clock Delay      (SCD):    12.983ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.806    12.983    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk
    SLICE_X44Y40         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.456    13.439 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[5]/Q
                         net (fo=52, routed)          1.204    14.643    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_instr_d[5]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.153    14.796 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_7/O
                         net (fo=1, routed)           0.829    15.625    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.327    15.952 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=4, routed)           0.427    16.379    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X45Y42         LUT3 (Prop_lut3_I0_O)        0.118    16.497 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.808    17.305    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.321    17.626 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[59]_i_1__3/O
                         net (fo=4, routed)           0.346    17.972    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[3]_i_6_1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.332    18.304 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_10/O
                         net (fo=1, routed)           0.000    18.304    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/S[0]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.837 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_i_6/CO[3]
                         net (fo=2, routed)           0.806    19.642    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.766 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2/O
                         net (fo=1, routed)           0.419    20.185    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_3__2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124    20.309 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=106, routed)         0.967    21.276    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_25
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.124    21.400 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_27/O
                         net (fo=1, routed)           0.572    21.972    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_27_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.096 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[54]_i_9/O
                         net (fo=13, routed)          1.238    23.334    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[16]_6
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.150    23.484 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_8/O
                         net (fo=5, routed)           0.824    24.309    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_3_1
    SLICE_X31Y44         LUT3 (Prop_lut3_I0_O)        0.332    24.641 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[55]_i_5/O
                         net (fo=1, routed)           0.940    25.581    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_19
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.705 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_2__0/O
                         net (fo=9, routed)           1.054    26.759    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[55]_i_2__0_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.124    26.883 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[3]_i_3/O
                         net (fo=32, routed)          0.889    27.771    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dec_i0_decode_d
    SLICE_X43Y41         LUT4 (Prop_lut4_I0_O)        0.152    27.923 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         0.951    28.874    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.361    29.235 f  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.376    29.612    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.327    29.939 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/dout[36]_i_3__2/O
                         net (fo=136, routed)         1.152    31.090    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    31.214 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[22]_i_1__1/O
                         net (fo=1, routed)           1.005    32.219    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/bp0_in[22]
    SLICE_X47Y41         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.674    32.228    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk
    SLICE_X47Y41         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.711    32.939    
                         clock uncertainty           -0.062    32.877    
    SLICE_X47Y41         FDCE (Setup_fdce_C_D)       -0.043    32.834    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         32.834    
                         arrival time                         -32.219    
  -------------------------------------------------------------------
                         slack                                  0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.751%)  route 0.233ns (62.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.629     4.063    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e1ff/genblock.dff/dffs/clk
    SLICE_X48Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDCE (Prop_fdce_C_Q)         0.141     4.204 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[31]/Q
                         net (fo=2, routed)           0.233     4.437    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/e1d_in[csrwonly]
    SLICE_X54Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.901     5.235    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/clk
    SLICE_X54Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[31]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X54Y42         FDCE (Hold_fdce_C_D)         0.059     4.385    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.385    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.812%)  route 0.198ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X54Y99         FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.148     4.145 r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=4, routed)           0.198     4.343    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[9]
    SLICE_X55Y102        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.830     5.165    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X55Y102        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[9]/C
                         clock pessimism             -0.900     4.265    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.024     4.289    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.118%)  route 0.261ns (64.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.560     3.994    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/clk_i_wrapper
    SLICE_X52Y106        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][23]/Q
                         net (fo=2, routed)           0.261     4.395    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][23]
    SLICE_X41Y106        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.836     5.170    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/clk_i_wrapper
    SLICE_X41Y106        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]/C
                         clock pessimism             -0.905     4.265    
    SLICE_X41Y106        FDCE (Hold_fdce_C_D)         0.075     4.340    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][23]
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.395    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.388%)  route 0.214ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.564     3.998    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/clk_i_wrapper
    SLICE_X51Y99         FDSE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDSE (Prop_fdse_C_Q)         0.128     4.126 r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[9]/Q
                         net (fo=1, routed)           0.214     4.340    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low[9]
    SLICE_X52Y98         FDRE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.833     5.167    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/clk_i_wrapper
    SLICE_X52Y98         FDRE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[9]/C
                         clock pessimism             -0.905     4.262    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.017     4.279    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.659%)  route 0.203ns (61.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.565     3.999    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y97         FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.128     4.127 r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/Q
                         net (fo=4, routed)           0.203     4.330    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[5]
    SLICE_X54Y97         FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.833     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X54Y97         FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/C
                         clock pessimism             -0.905     4.262    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.006     4.268    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.706%)  route 0.334ns (70.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.249ns
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.569     4.003    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/clk
    SLICE_X36Y51         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     4.144 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[53]/Q
                         net (fo=1, routed)           0.334     4.477    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/i0_rs1_e1[9]
    SLICE_X16Y47         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.915     5.249    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk
    SLICE_X16Y47         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[53]/C
                         clock pessimism             -0.905     4.344    
    SLICE_X16Y47         FDCE (Hold_fdce_C_D)         0.070     4.414    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         -4.414    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.909%)  route 0.315ns (60.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns
    Source Clock Delay      (SCD):    4.034ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.600     4.034    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk
    SLICE_X6Y57          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.164     4.198 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.315     4.513    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/i0_br_immed_e2[6]
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.045     4.558 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[18]_i_1__171/O
                         net (fo=1, routed)           0.000     4.558    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/p_0_out[6]
    SLICE_X6Y47          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.945     5.279    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk
    SLICE_X6Y47          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[18]/C
                         clock pessimism             -0.905     4.374    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.120     4.494    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.494    
                         arrival time                           4.558    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.188%)  route 0.235ns (55.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.628     4.062    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/clk
    SLICE_X52Y5          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDCE (Prop_fdce_C_Q)         0.141     4.203 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.235     4.438    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout_reg_n_0_[12]
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.045     4.483 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dffs/dout[12]_i_1__161/O
                         net (fo=1, routed)           0.000     4.483    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[12]_4
    SLICE_X51Y3          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.903     5.237    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/clk
    SLICE_X51Y3          FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[12]/C
                         clock pessimism             -0.908     4.328    
    SLICE_X51Y3          FDCE (Hold_fdce_C_D)         0.091     4.419    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.419    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.437%)  route 0.214ns (62.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.564     3.998    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/clk_i_wrapper
    SLICE_X51Y99         FDSE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDSE (Prop_fdse_C_Q)         0.128     4.126 r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_reg[7]/Q
                         net (fo=1, routed)           0.214     4.340    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low[7]
    SLICE_X52Y98         FDRE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.833     5.167    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/clk_i_wrapper
    SLICE_X52Y98         FDRE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[7]/C
                         clock pessimism             -0.905     4.262    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.013     4.275    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.275    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.890%)  route 0.252ns (64.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.632     4.066    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/clk
    SLICE_X43Y43         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.141     4.207 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.252     4.459    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/e1t[pmu_lsu_misaligned][6]
    SLICE_X57Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.902     5.236    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk
    SLICE_X57Y42         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.908     4.327    
    SLICE_X57Y42         FDCE (Hold_fdce_C_D)         0.066     4.393    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.393    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y11    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y11    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y20    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y105   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y106   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y106   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y133   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y134   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y134   swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.740ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_6/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.419ns (28.125%)  route 1.071ns (71.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 101.943 - 100.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.729     2.729    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     3.148 r  tap/dmi_reg_r_6/Q
                         net (fo=1, routed)           1.071     4.219    tap/dmi_reg_r_6_n_0
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.943   101.943    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_7/C
                         clock pessimism              0.284   102.227    
                         clock uncertainty           -0.035   102.192    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)       -0.233   101.959    tap/dmi_reg_r_7
  -------------------------------------------------------------------
                         required time                        101.959    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 97.740    

Slack (MET) :             98.018ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_10/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_11/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.419ns (25.137%)  route 1.248ns (74.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 101.943 - 100.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.249     2.249    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.419     2.668 r  tap/dmi_reg_r_10/Q
                         net (fo=1, routed)           1.248     3.916    tap/dmi_reg_r_10_n_0
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.943   101.943    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_11/C
                         clock pessimism              0.306   102.249    
                         clock uncertainty           -0.035   102.214    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)       -0.280   101.934    tap/dmi_reg_r_11
  -------------------------------------------------------------------
                         required time                        101.934    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                 98.018    

Slack (MET) :             98.080ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.456ns (25.618%)  route 1.324ns (74.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 102.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.851     2.851    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     3.307 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           1.324     4.631    tap/dmi[2]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.477   102.477    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.374   102.851    
                         clock uncertainty           -0.035   102.816    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.105   102.711    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        102.711    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 98.080    

Slack (MET) :             98.082ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.456ns (29.824%)  route 1.073ns (70.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 101.686 - 100.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.249     2.249    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     2.705 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           1.073     3.778    tap/dmi[17]
    SLICE_X2Y97          SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.686   101.686    tap/dmi_tck
    SLICE_X2Y97          SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
                         clock pessimism              0.240   101.926    
                         clock uncertainty           -0.035   101.890    
    SLICE_X2Y97          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   101.860    tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6
  -------------------------------------------------------------------
                         required time                        101.860    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 98.082    

Slack (MET) :             98.135ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.466%)  route 1.791ns (75.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 102.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.249     2.249    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     2.705 r  tap/dmi_reg_r_7/Q
                         net (fo=2, routed)           1.791     4.496    tap/dmi_reg_r_7_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.124     4.620 r  tap/dmi_reg_gate__0/O
                         net (fo=1, routed)           0.000     4.620    tap/dmi_reg_gate__0_n_0
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.477   102.477    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.284   102.761    
                         clock uncertainty           -0.035   102.726    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029   102.755    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.755    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 98.135    

Slack (MET) :             98.152ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.456ns (26.767%)  route 1.248ns (73.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 102.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.851     2.851    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     3.307 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           1.248     4.555    tap/dmi[3]
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.477   102.477    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.374   102.851    
                         clock uncertainty           -0.035   102.816    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.109   102.707    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        102.707    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 98.152    

Slack (MET) :             98.154ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.456ns (26.695%)  route 1.252ns (73.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 102.346 - 100.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.729     2.729    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     3.185 r  tap/dmi_reg_r_1/Q
                         net (fo=1, routed)           1.252     4.438    tap/dmi_reg_r_1_n_0
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.346   102.346    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_2/C
                         clock pessimism              0.383   102.729    
                         clock uncertainty           -0.035   102.694    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.102   102.592    tap/dmi_reg_r_2
  -------------------------------------------------------------------
                         required time                        102.592    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                 98.154    

Slack (MET) :             98.283ns  (required time - arrival time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.419ns (28.620%)  route 1.045ns (71.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 102.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.851     2.851    tap/dmi_tck
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDSE (Prop_fdse_C_Q)         0.419     3.270 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           1.045     4.315    tap/dmi[6]
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.477   102.477    tap/dmi_tck
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism              0.374   102.851    
                         clock uncertainty           -0.035   102.816    
    SLICE_X1Y96          FDSE (Setup_fdse_C_D)       -0.218   102.598    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                        102.598    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                 98.283    

Slack (MET) :             98.291ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.419ns (29.121%)  route 1.020ns (70.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 102.477 - 100.000 ) 
    Source Clock Delay      (SCD):    2.851ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.851     2.851    tap/dmi_tck
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDSE (Prop_fdse_C_Q)         0.419     3.270 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           1.020     4.290    tap/dmi[5]
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.477   102.477    tap/dmi_tck
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.374   102.851    
                         clock uncertainty           -0.035   102.816    
    SLICE_X1Y96          FDSE (Setup_fdse_C_D)       -0.235   102.581    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        102.581    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 98.291    

Slack (MET) :             98.297ns  (required time - arrival time)
  Source:                 tap/dmi_reg_r/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.456ns (28.951%)  route 1.119ns (71.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 102.346 - 100.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.729     2.729    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     3.185 r  tap/dmi_reg_r/Q
                         net (fo=1, routed)           1.119     4.304    tap/dmi_reg_r_n_0
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          2.346   102.346    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_0/C
                         clock pessimism              0.383   102.729    
                         clock uncertainty           -0.035   102.694    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.093   102.601    tap/dmi_reg_r_0
  -------------------------------------------------------------------
                         required time                        102.601    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                 98.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]_tap_dmi_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.247ns (33.057%)  route 0.500ns (66.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.892     0.892    tap/dmi_tck
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.148     1.040 r  tap/dmi_reg[8]_tap_dmi_reg_r_7/Q
                         net (fo=1, routed)           0.500     1.540    tap/dmi_reg[8]_tap_dmi_reg_r_7_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.099     1.639 r  tap/dmi_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.639    tap/dmi_reg_gate__0_n_0
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.492     1.492    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.095     1.397    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.488    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_10/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.172%)  route 0.191ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.018     1.018    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.146 r  tap/dmi_reg_r_9/Q
                         net (fo=1, routed)           0.191     1.337    tap/dmi_reg_r_9_n_0
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.143     1.143    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_10/C
                         clock pessimism             -0.125     1.018    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.022     1.040    tap/dmi_reg_r_10
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]_tap_dmi_reg_r_7/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.892     0.892    tap/dmi_tck
    SLICE_X2Y97          SRL16E                                       r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     1.377 r  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/Q
                         net (fo=1, routed)           0.000     1.377    tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6_n_0
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.000     1.000    tap/dmi_tck
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[8]_tap_dmi_reg_r_7/C
                         clock pessimism             -0.108     0.892    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.131     1.023    tap/dmi_reg[8]_tap_dmi_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
                            (rising edge-triggered cell SRL16E clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]_tap_dmi_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.892     0.892    tap/dmi_tck
    SLICE_X2Y97          SRL16E                                       r  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.380 r  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/Q
                         net (fo=1, routed)           0.000     1.380    tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11_n_0
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.000     1.000    tap/dmi_tck
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
                         clock pessimism             -0.108     0.892    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.131     1.023    tap/dmi_reg[18]_tap_dmi_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.990%)  route 0.314ns (69.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.196     1.196    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.337 r  tap/dmi_reg_r_2/Q
                         net (fo=1, routed)           0.314     1.651    tap/dmi_reg_r_2_n_0
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.350     1.350    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_3/C
                         clock pessimism             -0.154     1.196    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.075     1.271    tap/dmi_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]_tap_dmi_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.604%)  route 0.426ns (63.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          0.892     0.892    tap/dmi_tck
    SLICE_X2Y97          FDRE                                         r  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.148     1.040 r  tap/dmi_reg[18]_tap_dmi_reg_r_12/Q
                         net (fo=1, routed)           0.426     1.466    tap/dmi_reg[18]_tap_dmi_reg_r_12_n_0
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.098     1.564 r  tap/dmi_reg_gate/O
                         net (fo=1, routed)           0.000     1.564    tap/dmi_reg_gate_n_0
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.143     1.143    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.095     1.048    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091     1.139    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.172%)  route 0.326ns (71.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.196     1.196    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.128     1.324 r  tap/dmi_reg_r_5/Q
                         net (fo=1, routed)           0.326     1.651    tap/dmi_reg_r_5_n_0
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.350     1.350    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_6/C
                         clock pessimism             -0.154     1.196    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.025     1.221    tap/dmi_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_11/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.607%)  route 0.410ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.018     1.018    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.159 r  tap/dmi_reg_r_11/Q
                         net (fo=1, routed)           0.410     1.569    tap/dmi_reg_r_11_n_0
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.143     1.143    tap/dmi_tck
    SLICE_X1Y98          FDRE                                         r  tap/dmi_reg_r_12/C
                         clock pessimism             -0.125     1.018    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.057     1.075    tap/dmi_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 tap/dmi_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.607%)  route 0.410ns (74.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.196     1.196    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.337 r  tap/dmi_reg_r_0/Q
                         net (fo=1, routed)           0.410     1.747    tap/dmi_reg_r_0_n_0
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.350     1.350    tap/dmi_tck
    SLICE_X1Y99          FDRE                                         r  tap/dmi_reg_r_1/C
                         clock pessimism             -0.154     1.196    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.047     1.243    tap/dmi_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.972%)  route 0.447ns (76.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.341     1.341    tap/dmi_tck
    SLICE_X1Y96          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.482 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.447     1.930    tap/dmi[1]
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=27, routed)          1.492     1.492    tap/dmi_tck
    SLICE_X1Y96          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.151     1.341    
    SLICE_X1Y96          FDSE (Hold_fdse_C_D)         0.075     1.416    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.513    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y98  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X2Y97  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y96  tap/dmi_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y97  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y97  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[19]_srl13___tap_dmi_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y97  tap/dmi_reg[9]_srl8___tap_dmi_reg_r_6/CLK
High Pulse Width  Fast    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y98  tap/dmi_reg[17]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y98  tap/dmi_reg[17]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y97  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X2Y97  tap/dmi_reg[18]_tap_dmi_reg_r_12/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y96  tap/dmi_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.906ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.718ns (35.016%)  route 1.333ns (64.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 103.056 - 100.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.631     3.419    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     3.838 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.333     5.171    tap/dtmcs[26]
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.299     5.470 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.470    tap/dtmcs[25]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.514   103.056    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.326   103.382    
                         clock uncertainty           -0.035   103.347    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.029   103.376    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.376    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 97.906    

Slack (MET) :             97.986ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.747ns (36.341%)  route 1.309ns (63.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.416    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.419     3.835 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.309     5.144    tap/dtmcs[9]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.328     5.472 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.472    tap/dtmcs[8]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.326   103.375    
                         clock uncertainty           -0.035   103.340    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.118   103.458    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.458    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 97.986    

Slack (MET) :             98.081ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.656%)  route 1.312ns (69.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.624     3.412    tap/dtmcs_tck
    SLICE_X44Y82         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     3.868 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           1.312     5.180    tap/dtmcs[11]
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.304 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     5.304    tap/dtmcs[10]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.342   103.391    
                         clock uncertainty           -0.035   103.356    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.029   103.385    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.385    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                 98.081    

Slack (MET) :             98.139ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.419ns (27.151%)  route 1.124ns (72.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.416    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.419     3.835 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.124     4.960    tap/dtmcs[2]
    SLICE_X46Y84         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.046    tap/dtmcs_tck
    SLICE_X46Y84         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.326   103.372    
                         clock uncertainty           -0.035   103.337    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)       -0.238   103.099    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        103.099    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 98.139    

Slack (MET) :             98.204ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.606ns (33.359%)  route 1.211ns (66.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 103.056 - 100.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.630     3.418    tap/dtmcs_tck
    SLICE_X39Y84         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     3.874 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.211     5.085    tap/dtmcs[34]
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.150     5.235 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.235    tap/dtmcs[33]_i_2_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.514   103.056    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.343   103.399    
                         clock uncertainty           -0.035   103.364    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.075   103.439    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.439    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 98.204    

Slack (MET) :             98.281ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.359%)  route 1.108ns (65.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.631     3.419    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.456     3.875 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.108     4.983    tap/dtmcs[18]
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.107 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.107    tap/dtmcs[17]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.342   103.391    
                         clock uncertainty           -0.035   103.356    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.032   103.388    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.388    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 98.281    

Slack (MET) :             98.331ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.478ns (36.177%)  route 0.843ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629     3.417    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.478     3.895 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.843     4.739    tap/dtmcs[4]
    SLICE_X45Y89         FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X45Y89         FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism              0.326   103.378    
                         clock uncertainty           -0.035   103.343    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.273   103.070    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                        103.070    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                 98.331    

Slack (MET) :             98.340ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.667ns (40.237%)  route 0.991ns (59.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629     3.417    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     3.935 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.991     4.926    tap/dtmcs[3]
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.149     5.075 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.075    tap/dtmcs[2]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.326   103.375    
                         clock uncertainty           -0.035   103.340    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.075   103.415    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.415    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 98.340    

Slack (MET) :             98.413ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.718ns (45.327%)  route 0.866ns (54.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.631     3.419    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     3.838 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.866     4.704    tap/dtmcs[24]
    SLICE_X43Y90         LUT3 (Prop_lut3_I2_O)        0.299     5.003 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     5.003    tap/dtmcs[23]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.367   103.419    
                         clock uncertainty           -0.035   103.384    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.032   103.416    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.416    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 98.413    

Slack (MET) :             98.424ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.879%)  route 0.818ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 103.053 - 100.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.631     3.419    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.419     3.838 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.818     4.656    tap/dtmcs[24]
    SLICE_X45Y91         FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   103.053    tap/dtmcs_tck
    SLICE_X45Y91         FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism              0.342   103.395    
                         clock uncertainty           -0.035   103.360    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)       -0.280   103.080    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                        103.080    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 98.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.112     1.490    tap/dtmcs[17]
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.363     1.252    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.072     1.324    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.326%)  route 0.132ns (44.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     1.401 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.132     1.533    tap/dtmcs[5]
    SLICE_X44Y88         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.834     1.618    tap/dtmcs_tck
    SLICE_X44Y88         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.343     1.275    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.070     1.345    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.236    tap/dtmcs_tck
    SLICE_X42Y83         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.400 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.122     1.522    tap/dtmcs[36]
    SLICE_X43Y82         FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.612    tap/dtmcs_tck
    SLICE_X43Y82         FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.363     1.249    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.066     1.315    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.373%)  route 0.184ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.565     1.240    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           0.184     1.565    tap/dtmcs[29]
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.619    tap/dtmcs_tck
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[29]/C
                         clock pessimism             -0.343     1.276    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.076     1.352    tap/dtmcs_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X39Y84         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           0.169     1.547    tap/dtmcs[39]
    SLICE_X42Y84         FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.614    tap/dtmcs_tck
    SLICE_X42Y84         FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism             -0.343     1.271    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.063     1.334    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.081%)  route 0.186ns (56.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.565     1.240    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.186     1.567    tap/dtmcs[28]
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.619    tap/dtmcs_tck
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.343     1.276    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.076     1.352    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.236    tap/dtmcs_tck
    SLICE_X42Y83         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.400 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.119     1.518    tap/dtmcs[37]
    SLICE_X42Y84         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.614    tap/dtmcs_tck
    SLICE_X42Y84         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.363     1.251    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.052     1.303    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.147%)  route 0.122ns (48.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.128     1.365 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.122     1.487    tap/dtmcs[9]
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism             -0.363     1.252    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.017     1.269    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.164     1.542    tap/dtmcs[10]
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X43Y85         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.363     1.252    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.070     1.322    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.378%)  route 0.184ns (56.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.565     1.240    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.184     1.565    tap/dtmcs[32]
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.619    tap/dtmcs_tck
    SLICE_X42Y91         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.343     1.276    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.064     1.340    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y83   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y85   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y82   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y82   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y84   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y84   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y85   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y85   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y85   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y83   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y82   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y82   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y89   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y83   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y89   tap/dtmcs_r_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y83   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y83   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y85   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y85   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y82   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y82   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y82   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y82   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.892ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 100.899 - 100.000 ) 
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.049     1.049    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.505 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.522     2.027    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.151 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.151    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899   100.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.150   101.049    
                         clock uncertainty           -0.035   101.014    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.043    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 98.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.412     0.412    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.553 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.185     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.064     0.412    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.776ns (39.282%)  route 1.199ns (60.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.791ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.614    12.791    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X60Y110        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.478    13.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           1.199    14.468    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[45]
    SLICE_X62Y110        LUT4 (Prop_lut4_I1_O)        0.298    14.766 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[67]_i_1/O
                         net (fo=1, routed)           0.000    14.766    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[45]
    SLICE_X62Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X62Y110        FDCE (Setup_fdce_C_D)        0.079    19.033    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.478ns (28.521%)  route 1.198ns (71.479%))
  Logic Levels:           0  
  Clock Path Skew:        -3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.797ns = ( 18.797 - 10.000 ) 
    Source Clock Delay      (SCD):    12.809ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.632    12.809    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/CLK
    SLICE_X66Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.478    13.287 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.198    14.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X72Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.578    18.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X72Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.209    
                         clock uncertainty           -0.172    19.036    
    SLICE_X72Y112        FDCE (Setup_fdce_C_D)       -0.238    18.798    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.776ns (41.296%)  route 1.103ns (58.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 18.717 - 10.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.619    12.796    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X62Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.478    13.274 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           1.103    14.377    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X63Y103        LUT4 (Prop_lut4_I3_O)        0.298    14.675 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    14.675    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.498    18.717    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.412    19.129    
                         clock uncertainty           -0.172    18.956    
    SLICE_X63Y103        FDCE (Setup_fdce_C_D)        0.032    18.988    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.642ns (34.204%)  route 1.235ns (65.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    12.791ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.614    12.791    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X58Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518    13.309 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           1.235    14.544    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][27]
    SLICE_X61Y109        LUT4 (Prop_lut4_I0_O)        0.124    14.668 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000    14.668    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[27]
    SLICE_X61Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.172    18.952    
    SLICE_X61Y109        FDCE (Setup_fdce_C_D)        0.029    18.981    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.773ns (40.507%)  route 1.135ns (59.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.716ns = ( 18.716 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X70Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.478    13.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][35]/Q
                         net (fo=1, routed)           1.135    14.406    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[18]
    SLICE_X70Y109        LUT4 (Prop_lut4_I1_O)        0.295    14.701 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000    14.701    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[18]
    SLICE_X70Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.497    18.716    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X70Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.412    19.128    
                         clock uncertainty           -0.172    18.955    
    SLICE_X70Y109        FDCE (Setup_fdce_C_D)        0.079    19.034    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.776ns (40.817%)  route 1.125ns (59.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.794ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.617    12.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X58Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.478    13.272 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           1.125    14.397    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X58Y104        LUT4 (Prop_lut4_I0_O)        0.298    14.695 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000    14.695    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X58Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)        0.079    19.033    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.716ns (38.611%)  route 1.138ns (61.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X61Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.419    13.212 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           1.138    14.350    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][8]
    SLICE_X61Y105        LUT4 (Prop_lut4_I3_O)        0.297    14.647 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    14.647    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[7]
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X61Y105        FDCE (Setup_fdce_C_D)        0.032    18.986    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.642ns (34.364%)  route 1.226ns (65.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.718ns = ( 18.718 - 10.000 ) 
    Source Clock Delay      (SCD):    12.794ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.617    12.794    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X60Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.518    13.312 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           1.226    14.538    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][32]
    SLICE_X62Y101        LUT4 (Prop_lut4_I0_O)        0.124    14.662 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000    14.662    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[31]
    SLICE_X62Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.499    18.718    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.412    19.130    
                         clock uncertainty           -0.172    18.957    
    SLICE_X62Y101        FDCE (Setup_fdce_C_D)        0.077    19.034    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.580ns (32.653%)  route 1.196ns (67.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns = ( 18.711 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X59Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.456    13.249 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           1.196    14.445    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X59Y112        LUT4 (Prop_lut4_I0_O)        0.124    14.569 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    14.569    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[4]
    SLICE_X59Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.492    18.711    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y112        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.412    19.123    
                         clock uncertainty           -0.172    18.950    
    SLICE_X59Y112        FDCE (Setup_fdce_C_D)        0.032    18.982    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.982    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.642ns (36.459%)  route 1.119ns (63.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 18.717 - 10.000 ) 
    Source Clock Delay      (SCD):    12.796ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.619    12.796    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X62Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518    13.314 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           1.119    14.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][54]
    SLICE_X63Y103        LUT4 (Prop_lut4_I3_O)        0.124    14.557 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    14.557    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[53]
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.498    18.717    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    19.129    
                         clock uncertainty           -0.172    18.956    
    SLICE_X63Y103        FDCE (Setup_fdce_C_D)        0.031    18.987    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         18.987    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  4.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.565     3.999    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X69Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.141     4.140 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][27]/Q
                         net (fo=1, routed)           0.057     4.197    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][27]
    SLICE_X68Y102        LUT4 (Prop_lut4_I0_O)        0.045     4.242 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     4.242    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[26]
    SLICE_X68Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.837     3.703    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.578     3.124    
                         clock uncertainty            0.172     3.297    
    SLICE_X68Y102        FDCE (Hold_fdce_C_D)         0.092     3.389    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.564     3.998    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X67Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     4.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][13]/Q
                         net (fo=1, routed)           0.087     4.226    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][13]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.045     4.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.271    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X66Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.578     3.123    
                         clock uncertainty            0.172     3.296    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120     3.416    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.560     3.994    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X57Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     4.135 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][12]/Q
                         net (fo=1, routed)           0.087     4.222    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][12]
    SLICE_X56Y107        LUT4 (Prop_lut4_I3_O)        0.045     4.267 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     4.267    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[11]
    SLICE_X56Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.830     3.696    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism             -0.578     3.117    
                         clock uncertainty            0.172     3.290    
    SLICE_X56Y107        FDCE (Hold_fdce_C_D)         0.120     3.410    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.561     3.995    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X57Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     4.136 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           0.087     4.223    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.045     4.268 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     4.268    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[15]
    SLICE_X56Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.578     3.118    
                         clock uncertainty            0.172     3.291    
    SLICE_X56Y103        FDCE (Hold_fdce_C_D)         0.120     3.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.560     3.994    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X57Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     4.135 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][3]/Q
                         net (fo=1, routed)           0.089     4.224    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][3]
    SLICE_X56Y107        LUT4 (Prop_lut4_I0_O)        0.045     4.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000     4.269    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[2]
    SLICE_X56Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.830     3.696    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X56Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism             -0.578     3.117    
                         clock uncertainty            0.172     3.290    
    SLICE_X56Y107        FDCE (Hold_fdce_C_D)         0.121     3.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.561     3.995    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/CLK
    SLICE_X58Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     4.159 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][4]/Q
                         net (fo=1, routed)           0.050     4.209    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][4]
    SLICE_X59Y107        LUT4 (Prop_lut4_I3_O)        0.045     4.254 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.254    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X59Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.578     3.119    
                         clock uncertainty            0.172     3.292    
    SLICE_X59Y107        FDCE (Hold_fdce_C_D)         0.092     3.384    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X68Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.141     4.138 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][17]/Q
                         net (fo=1, routed)           0.104     4.242    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][0]
    SLICE_X70Y107        LUT4 (Prop_lut4_I0_O)        0.045     4.287 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[17]_i_1/O
                         net (fo=1, routed)           0.000     4.287    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[0]
    SLICE_X70Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.835     3.701    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X70Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.578     3.122    
                         clock uncertainty            0.172     3.295    
    SLICE_X70Y107        FDCE (Hold_fdce_C_D)         0.121     3.416    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.557     3.991    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/CLK
    SLICE_X65Y118        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141     4.132 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.102     4.234    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][40]
    SLICE_X66Y118        LUT4 (Prop_lut4_I0_O)        0.045     4.279 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     4.279    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[40]
    SLICE_X66Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.827     3.693    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X66Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.578     3.114    
                         clock uncertainty            0.172     3.287    
    SLICE_X66Y118        FDCE (Hold_fdce_C_D)         0.120     3.407    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X68Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.141     4.137 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][53]/Q
                         net (fo=1, routed)           0.085     4.222    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[36]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.045     4.267 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000     4.267    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[36]
    SLICE_X69Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.834     3.700    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism             -0.578     3.121    
                         clock uncertainty            0.172     3.294    
    SLICE_X69Y111        FDCE (Hold_fdce_C_D)         0.092     3.386    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/CLK
    SLICE_X68Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.141     4.137 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           0.087     4.224    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[17]
    SLICE_X69Y111        LUT4 (Prop_lut4_I1_O)        0.045     4.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000     4.269    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[17]
    SLICE_X69Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.834     3.700    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X69Y111        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.578     3.121    
                         clock uncertainty            0.172     3.294    
    SLICE_X69Y111        FDCE (Hold_fdce_C_D)         0.092     3.386    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.137ns = ( 32.137 - 20.000 ) 
    Source Clock Delay      (SCD):    9.346ns = ( 19.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.714    19.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.456    19.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           8.956    28.757    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X72Y101        LUT4 (Prop_lut4_I0_O)        0.124    28.881 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    28.881    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[40]
    SLICE_X72Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.583    32.137    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.412    32.548    
                         clock uncertainty           -0.173    32.375    
    SLICE_X72Y101        FDCE (Setup_fdce_C_D)        0.031    32.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         32.406    
                         arrival time                         -28.881    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.242ns  (logic 0.580ns (6.276%)  route 8.662ns (93.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.062ns = ( 32.062 - 20.000 ) 
    Source Clock Delay      (SCD):    9.262ns = ( 19.262 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.630    19.262    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.456    19.718 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][12]/Q
                         net (fo=1, routed)           8.662    28.379    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][12]
    SLICE_X70Y92         LUT4 (Prop_lut4_I0_O)        0.124    28.503 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    28.503    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[9]
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.508    32.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]/C
                         clock pessimism              0.412    32.474    
                         clock uncertainty           -0.173    32.301    
    SLICE_X70Y92         FDCE (Setup_fdce_C_D)        0.077    32.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         32.378    
                         arrival time                         -28.503    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.192ns  (logic 0.580ns (6.310%)  route 8.612ns (93.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.146ns = ( 32.146 - 20.000 ) 
    Source Clock Delay      (SCD):    9.345ns = ( 19.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.713    19.345    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.456    19.801 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/Q
                         net (fo=1, routed)           8.612    28.413    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][35]
    SLICE_X72Y93         LUT4 (Prop_lut4_I0_O)        0.124    28.537 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    28.537    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[32]
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.592    32.146    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.412    32.558    
                         clock uncertainty           -0.173    32.385    
    SLICE_X72Y93         FDCE (Setup_fdce_C_D)        0.029    32.414    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -28.537    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.710ns  (logic 0.580ns (6.659%)  route 8.130ns (93.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.147ns = ( 32.147 - 20.000 ) 
    Source Clock Delay      (SCD):    9.346ns = ( 19.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.714    19.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    19.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           8.130    27.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][5]
    SLICE_X72Y99         LUT4 (Prop_lut4_I3_O)        0.124    28.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    28.055    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[2]
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.593    32.147    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.412    32.559    
                         clock uncertainty           -0.173    32.386    
    SLICE_X72Y99         FDCE (Setup_fdce_C_D)        0.032    32.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         32.418    
                         arrival time                         -28.055    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.417ns  (logic 0.642ns (7.628%)  route 7.775ns (92.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.063ns = ( 32.063 - 20.000 ) 
    Source Clock Delay      (SCD):    9.264ns = ( 19.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.632    19.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDRE (Prop_fdre_C_Q)         0.518    19.782 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][22]/Q
                         net (fo=1, routed)           7.775    27.556    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][22]
    SLICE_X70Y96         LUT4 (Prop_lut4_I0_O)        0.124    27.680 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    27.680    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[19]
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.509    32.063    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.412    32.475    
                         clock uncertainty           -0.173    32.302    
    SLICE_X70Y96         FDCE (Setup_fdce_C_D)        0.081    32.383    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         32.383    
                         arrival time                         -27.680    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.250ns  (logic 0.580ns (7.030%)  route 7.670ns (92.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.063ns = ( 32.063 - 20.000 ) 
    Source Clock Delay      (SCD):    9.263ns = ( 19.263 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.631    19.263    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.456    19.719 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][19]/Q
                         net (fo=1, routed)           7.670    27.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][19]
    SLICE_X70Y96         LUT4 (Prop_lut4_I3_O)        0.124    27.513 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    27.513    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[16]
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.509    32.063    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.412    32.475    
                         clock uncertainty           -0.173    32.302    
    SLICE_X70Y96         FDCE (Setup_fdce_C_D)        0.077    32.379    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         32.379    
                         arrival time                         -27.513    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.103ns  (logic 0.580ns (7.157%)  route 7.523ns (92.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.137ns = ( 32.137 - 20.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 19.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.716    19.348    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_fdre_C_Q)         0.456    19.804 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           7.523    27.327    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X72Y101        LUT4 (Prop_lut4_I3_O)        0.124    27.451 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    27.451    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[53]
    SLICE_X72Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.583    32.137    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.412    32.548    
                         clock uncertainty           -0.173    32.375    
    SLICE_X72Y101        FDCE (Setup_fdce_C_D)        0.032    32.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         32.407    
                         arrival time                         -27.451    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.132ns  (logic 0.580ns (7.132%)  route 7.552ns (92.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.054ns = ( 32.054 - 20.000 ) 
    Source Clock Delay      (SCD):    9.264ns = ( 19.264 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.632    19.264    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.456    19.720 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           7.552    27.272    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X70Y100        LUT4 (Prop_lut4_I0_O)        0.124    27.396 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    27.396    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[36]
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.500    32.054    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.412    32.465    
                         clock uncertainty           -0.173    32.292    
    SLICE_X70Y100        FDCE (Setup_fdce_C_D)        0.081    32.373    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         32.373    
                         arrival time                         -27.396    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.957ns  (logic 0.580ns (7.289%)  route 7.377ns (92.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.062ns = ( 32.062 - 20.000 ) 
    Source Clock Delay      (SCD):    9.263ns = ( 19.263 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.631    19.263    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456    19.719 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           7.377    27.095    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][40]
    SLICE_X70Y92         LUT4 (Prop_lut4_I3_O)        0.124    27.219 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000    27.219    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[37]
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.508    32.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.412    32.474    
                         clock uncertainty           -0.173    32.301    
    SLICE_X70Y92         FDCE (Setup_fdce_C_D)        0.079    32.380    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         32.380    
                         arrival time                         -27.219    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        7.869ns  (logic 0.580ns (7.371%)  route 7.289ns (92.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.062ns = ( 32.062 - 20.000 ) 
    Source Clock Delay      (SCD):    9.262ns = ( 19.262 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.630    19.262    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.456    19.718 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           7.289    27.006    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X69Y92         LUT4 (Prop_lut4_I0_O)        0.124    27.130 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    27.130    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[7]
    SLICE_X69Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.508    32.062    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X69Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.412    32.474    
                         clock uncertainty           -0.173    32.301    
    SLICE_X69Y92         FDCE (Setup_fdce_C_D)        0.031    32.332    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         32.332    
                         arrival time                         -27.130    
  -------------------------------------------------------------------
                         slack                                  5.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.467ns (11.221%)  route 3.695ns (88.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.891ns
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.592     8.812    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.367     9.179 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           3.695    12.874    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][50]
    SLICE_X72Y99         LUT4 (Prop_lut4_I3_O)        0.100    12.974 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    12.974    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[47]
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.714    12.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.412    12.480    
                         clock uncertainty            0.173    12.652    
    SLICE_X72Y99         FDCE (Hold_fdce_C_D)         0.270    12.922    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                        -12.922    
                         arrival time                          12.974    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.467ns (11.471%)  route 3.604ns (88.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.797ns
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.593     8.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.367     9.180 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           3.604    12.784    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X71Y100        LUT4 (Prop_lut4_I0_O)        0.100    12.884 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    12.884    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[34]
    SLICE_X71Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.620    12.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X71Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.412    12.385    
                         clock uncertainty            0.173    12.558    
    SLICE_X71Y100        FDCE (Hold_fdce_C_D)         0.269    12.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                        -12.827    
                         arrival time                          12.884    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.467ns (11.011%)  route 3.774ns (88.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.808ns
    Source Clock Delay      (SCD):    8.729ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.509     8.729    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.367     9.096 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           3.774    12.870    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X70Y96         LUT4 (Prop_lut4_I3_O)        0.100    12.970 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    12.970    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[19]
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    12.808    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.412    12.397    
                         clock uncertainty            0.173    12.569    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.333    12.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        -12.902    
                         arrival time                          12.970    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.624ns (14.927%)  route 3.556ns (85.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.809ns
    Source Clock Delay      (SCD):    8.730ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.510     8.730    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDRE (Prop_fdre_C_Q)         0.385     9.115 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           3.556    12.671    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X71Y97         LUT4 (Prop_lut4_I0_O)        0.239    12.910 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.910    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[6]
    SLICE_X71Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.632    12.809    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X71Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism             -0.412    12.398    
                         clock uncertainty            0.173    12.570    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.270    12.840    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.840    
                         arrival time                          12.910    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.467ns (11.159%)  route 3.718ns (88.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.809ns
    Source Clock Delay      (SCD):    8.730ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.510     8.730    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.367     9.097 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           3.718    12.815    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X68Y99         LUT4 (Prop_lut4_I0_O)        0.100    12.915 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    12.915    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[10]
    SLICE_X68Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.632    12.809    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X68Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.412    12.398    
                         clock uncertainty            0.173    12.570    
    SLICE_X68Y99         FDCE (Hold_fdce_C_D)         0.269    12.839    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.839    
                         arrival time                          12.915    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.467ns (11.150%)  route 3.721ns (88.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.891ns
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.593     8.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.367     9.180 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           3.721    12.901    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][5]
    SLICE_X72Y99         LUT4 (Prop_lut4_I0_O)        0.100    13.001 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.001    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[2]
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.714    12.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.412    12.480    
                         clock uncertainty            0.173    12.652    
    SLICE_X72Y99         FDCE (Hold_fdce_C_D)         0.271    12.923    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.923    
                         arrival time                          13.001    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.467ns (11.139%)  route 3.725ns (88.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.890ns
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.592     8.812    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.367     9.179 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           3.725    12.904    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X72Y93         LUT4 (Prop_lut4_I3_O)        0.100    13.004 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    13.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[49]
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.713    12.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.412    12.479    
                         clock uncertainty            0.173    12.651    
    SLICE_X72Y93         FDCE (Hold_fdce_C_D)         0.270    12.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                        -12.921    
                         arrival time                          13.004    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.467ns (10.957%)  route 3.795ns (89.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.808ns
    Source Clock Delay      (SCD):    8.729ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.509     8.729    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.367     9.096 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           3.795    12.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][54]
    SLICE_X70Y96         LUT4 (Prop_lut4_I3_O)        0.100    12.991 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    12.991    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[51]
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    12.808    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X70Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.412    12.397    
                         clock uncertainty            0.173    12.569    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.331    12.900    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                        -12.900    
                         arrival time                          12.991    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.467ns (11.117%)  route 3.734ns (88.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.890ns
    Source Clock Delay      (SCD):    8.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.592     8.812    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.367     9.179 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           3.734    12.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][38]
    SLICE_X72Y93         LUT4 (Prop_lut4_I0_O)        0.100    13.012 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[38]_i_1__0/O
                         net (fo=1, routed)           0.000    13.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[35]
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.713    12.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X72Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.412    12.479    
                         clock uncertainty            0.173    12.651    
    SLICE_X72Y93         FDCE (Hold_fdce_C_D)         0.270    12.921    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                        -12.921    
                         arrival time                          13.012    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.518ns (12.332%)  route 3.682ns (87.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.889ns
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.593     8.813    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.418     9.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           3.682    12.913    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][51]
    SLICE_X73Y92         LUT4 (Prop_lut4_I0_O)        0.100    13.013 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[51]_i_1__0/O
                         net (fo=1, routed)           0.000    13.013    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_0[48]
    SLICE_X73Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.712    12.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/CLK
    SLICE_X73Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.412    12.478    
                         clock uncertainty            0.173    12.650    
    SLICE_X73Y92         FDCE (Hold_fdce_C_D)         0.270    12.920    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                        -12.920    
                         arrival time                          13.013    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.473ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.967ns  (logic 0.456ns (3.047%)  route 14.511ns (96.953%))
  Logic Levels:           0  
  Clock Path Skew:        8.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 32.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629     3.417    tap/dtmcs_tck
    SLICE_X39Y83         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     3.873 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          14.511    18.384    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X46Y80         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.499    32.053    tap/CLK
    SLICE_X46Y80         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.053    
                         clock uncertainty           -0.140    31.913    
    SLICE_X46Y80         FDCE (Setup_fdce_C_D)       -0.056    31.857    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.857    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 13.473    

Slack (MET) :             14.148ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 0.419ns (2.970%)  route 13.689ns (97.030%))
  Logic Levels:           0  
  Clock Path Skew:        8.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns = ( 32.055 - 20.000 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.629     3.417    tap/dtmcs_tck
    SLICE_X39Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.419     3.836 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          13.689    17.525    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X43Y80         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.501    32.055    tap/CLK
    SLICE_X43Y80         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.055    
                         clock uncertainty           -0.140    31.915    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)       -0.242    31.673    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.673    
                         arrival time                         -17.525    
  -------------------------------------------------------------------
                         slack                                 14.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.128ns (2.164%)  route 5.787ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.236    tap/dtmcs_tck
    SLICE_X39Y83         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.128     1.364 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.787     7.150    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X43Y80         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.826     5.160    tap/CLK
    SLICE_X43Y80         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     5.160    
                         clock uncertainty            0.140     5.300    
    SLICE_X43Y80         FDCE (Hold_fdce_C_D)         0.016     5.316    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.316    
                         arrival time                           7.150    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.141ns (2.186%)  route 6.309ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.561     1.236    tap/dtmcs_tck
    SLICE_X39Y83         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.377 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.309     7.685    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X46Y80         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.825     5.159    tap/CLK
    SLICE_X46Y80         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.159    
                         clock uncertainty            0.140     5.299    
    SLICE_X46Y80         FDCE (Hold_fdce_C_D)         0.090     5.389    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.389    
                         arrival time                           7.685    
  -------------------------------------------------------------------
                         slack                                  2.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.795ns  (logic 0.642ns (35.763%)  route 1.153ns (64.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    12.807ns = ( 92.807 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.630    92.807    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X46Y90         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.518    93.325 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           1.153    94.478    tap/dmi_reg_rdata_0[15]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.124    94.602 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    94.602    tap/dtmcs[17]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.049    
                         clock uncertainty           -0.140   102.910    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.032   102.942    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        102.942    
                         arrival time                         -94.602    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.773ns  (logic 0.642ns (36.215%)  route 1.131ns (63.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 103.056 - 100.000 ) 
    Source Clock Delay      (SCD):    12.810ns = ( 92.810 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.633    92.810    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X42Y95         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDCE (Prop_fdce_C_Q)         0.518    93.328 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           1.131    94.459    tap/dmi_reg_rdata_0[23]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.124    94.583 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    94.583    tap/dtmcs[25]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.514   103.056    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.056    
                         clock uncertainty           -0.140   102.917    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.029   102.946    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        102.946    
                         arrival time                         -94.583    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.662ns  (logic 0.672ns (40.440%)  route 0.990ns (59.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    12.809ns = ( 92.809 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.632    92.809    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X42Y92         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.518    93.327 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.990    94.317    tap/dmi_reg_rdata_0[20]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.154    94.471 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    94.471    tap/dtmcs[22]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.052    
                         clock uncertainty           -0.140   102.913    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.075   102.988    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        102.988    
                         arrival time                         -94.471    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.619ns  (logic 0.610ns (37.688%)  route 1.009ns (62.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    12.804ns = ( 92.804 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.627    92.804    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X47Y86         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.456    93.260 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.009    94.269    tap/dmi_reg_rdata_0[14]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.154    94.423 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    94.423    tap/dtmcs[16]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.049    
                         clock uncertainty           -0.140   102.910    
    SLICE_X45Y85         FDRE (Setup_fdre_C_D)        0.075   102.985    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        102.985    
                         arrival time                         -94.423    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.563ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.616ns  (logic 0.667ns (41.267%)  route 0.949ns (58.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    12.808ns = ( 92.808 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    92.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X42Y89         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518    93.326 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.949    94.276    tap/dmi_reg_rdata_0[22]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.149    94.425 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000    94.425    tap/dtmcs[24]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000   103.052    
                         clock uncertainty           -0.140   102.913    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.075   102.988    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        102.988    
                         arrival time                         -94.425    
  -------------------------------------------------------------------
                         slack                                  8.563    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.631ns  (logic 0.670ns (41.072%)  route 0.961ns (58.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 103.049 - 100.000 ) 
    Source Clock Delay      (SCD):    12.808ns = ( 92.808 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    92.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X46Y91         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    93.326 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.961    94.288    tap/dmi_reg_rdata_0[4]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.152    94.440 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.440    tap/dtmcs[6]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.507   103.049    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.049    
                         clock uncertainty           -0.140   102.910    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.118   103.028    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.028    
                         arrival time                         -94.440    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.550ns  (logic 0.609ns (39.292%)  route 0.941ns (60.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 103.056 - 100.000 ) 
    Source Clock Delay      (SCD):    12.814ns = ( 92.814 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.637    92.814    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X41Y94         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456    93.270 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.941    94.211    tap/dmi_reg_rdata_0[28]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.153    94.364 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    94.364    tap/dtmcs[30]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.514   103.056    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.056    
                         clock uncertainty           -0.140   102.917    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.075   102.992    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        102.992    
                         arrival time                         -94.364    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.447ns  (logic 0.580ns (40.078%)  route 0.867ns (59.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    12.802ns = ( 92.802 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.625    92.802    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X44Y83         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456    93.258 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.867    94.125    tap/dmi_reg_rdata_0[9]
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.249 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    94.249    tap/dtmcs[11]_i_1_n_0
    SLICE_X44Y82         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.046    tap/dtmcs_tck
    SLICE_X44Y82         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   103.046    
                         clock uncertainty           -0.140   102.907    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.029   102.936    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        102.936    
                         arrival time                         -94.249    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.467ns  (logic 0.670ns (45.666%)  route 0.797ns (54.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    12.808ns = ( 92.808 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    92.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X42Y89         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDCE (Prop_fdce_C_Q)         0.518    93.326 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.797    94.123    tap/dmi_reg_rdata_0[18]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.152    94.275 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    94.275    tap/dtmcs[20]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.052    
                         clock uncertainty           -0.140   102.913    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.075   102.988    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        102.988    
                         arrival time                         -94.275    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.420ns  (logic 0.642ns (45.225%)  route 0.778ns (54.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 103.052 - 100.000 ) 
    Source Clock Delay      (SCD):    12.808ns = ( 92.808 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.631    92.808    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X46Y91         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDCE (Prop_fdce_C_Q)         0.518    93.326 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.778    94.104    tap/dmi_reg_rdata_0[21]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.124    94.228 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.228    tap/dtmcs[23]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.510   103.052    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.052    
                         clock uncertainty           -0.140   102.913    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.032   102.945    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        102.945    
                         arrival time                         -94.228    
  -------------------------------------------------------------------
                         slack                                  8.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X44Y85         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.087     4.224    tap/dmi_reg_rdata_0[11]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.045     4.269 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.269    tap/dtmcs[13]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.140     1.755    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.092     1.847    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X44Y85         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.137     4.274    tap/dmi_reg_rdata_0[12]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.045     4.319 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     4.319    tap/dtmcs[14]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.140     1.755    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.107     1.862    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.458ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.564     3.998    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X43Y88         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.151     4.290    tap/dmi_reg_rdata_0[3]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.045     4.335 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.335    tap/dtmcs[5]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.878    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.185ns (56.931%)  route 0.140ns (43.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X44Y85         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.140     4.277    tap/dmi_reg_rdata_0[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.044     4.321 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.321    tap/dtmcs[2]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.140     1.755    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.107     1.862    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.190ns (56.381%)  route 0.147ns (43.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.566     4.000    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X40Y93         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     4.141 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.147     4.288    tap/dmi_reg_rdata_0[29]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.049     4.337 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     4.337    tap/dtmcs[31]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.837     1.621    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.621    
                         clock uncertainty            0.140     1.761    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.107     1.868    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.498ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X47Y89         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.194     4.331    tap/dmi_reg_rdata_0[5]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.045     4.376 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     4.376    tap/dtmcs[7]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.878    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.511ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.638%)  route 0.219ns (54.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.562     3.996    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X47Y89         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.141     4.137 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.219     4.356    tap/dmi_reg_rdata_0[6]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.043     4.399 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     4.399    tap/dtmcs[8]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.833     1.617    tap/dtmcs_tck
    SLICE_X46Y88         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.140     1.757    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.131     1.888    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.518ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.052%)  route 0.196ns (50.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.566     4.000    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X41Y94         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141     4.141 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.196     4.337    tap/dmi_reg_rdata_0[25]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.048     4.385 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     4.385    tap/dtmcs[27]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.837     1.621    tap/dtmcs_tck
    SLICE_X41Y91         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.621    
                         clock uncertainty            0.140     1.761    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.107     1.868    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.525ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.184%)  route 0.192ns (50.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.564     3.998    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X43Y89         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.192     4.331    tap/dmi_reg_rdata_0[19]
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.045     4.376 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     4.376    tap/dtmcs[21]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.835     1.619    tap/dtmcs_tck
    SLICE_X43Y90         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.619    
                         clock uncertainty            0.140     1.759    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.092     1.851    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.743%)  route 0.196ns (51.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.560     3.994    swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/clk
    SLICE_X47Y85         FDCE                                         r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     4.135 r  swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.196     4.330    tap/dmi_reg_rdata_0[8]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.045     4.375 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     4.375    tap/dtmcs[10]_i_1_n_0
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.615    tap/dtmcs_tck
    SLICE_X45Y85         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.140     1.755    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.091     1.846    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  2.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 0.456ns (2.409%)  route 18.475ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.141ns = ( 32.141 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.475    31.817    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X82Y131        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.587    32.141    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/clk_i_wrapper
    SLICE_X82Y131        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]/C
                         clock pessimism              0.630    32.771    
                         clock uncertainty           -0.062    32.708    
    SLICE_X82Y131        FDCE (Recov_fdce_C_CLR)     -0.405    32.303    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -31.817    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 0.456ns (2.409%)  route 18.475ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.141ns = ( 32.141 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.475    31.817    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X82Y131        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.587    32.141    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/clk_i_wrapper
    SLICE_X82Y131        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[1]/C
                         clock pessimism              0.630    32.771    
                         clock uncertainty           -0.062    32.708    
    SLICE_X82Y131        FDCE (Recov_fdce_C_CLR)     -0.405    32.303    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -31.817    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 0.456ns (2.409%)  route 18.475ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.141ns = ( 32.141 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.475    31.817    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X82Y131        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.587    32.141    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/clk_i_wrapper
    SLICE_X82Y131        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[2]/C
                         clock pessimism              0.630    32.771    
                         clock uncertainty           -0.062    32.708    
    SLICE_X82Y131        FDCE (Recov_fdce_C_CLR)     -0.405    32.303    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -31.817    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.931ns  (logic 0.456ns (2.409%)  route 18.475ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.141ns = ( 32.141 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.475    31.817    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X82Y131        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.587    32.141    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/clk_i_wrapper
    SLICE_X82Y131        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[3]/C
                         clock pessimism              0.630    32.771    
                         clock uncertainty           -0.062    32.708    
    SLICE_X82Y131        FDCE (Recov_fdce_C_CLR)     -0.405    32.303    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -31.817    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.927ns  (logic 0.456ns (2.409%)  route 18.471ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.141ns = ( 32.141 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.471    31.813    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X83Y131        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.587    32.141    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/clk_i_wrapper
    SLICE_X83Y131        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[4]/C
                         clock pessimism              0.630    32.771    
                         clock uncertainty           -0.062    32.708    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405    32.303    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[11].i_in_flight_cnt/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         32.303    
                         arrival time                         -31.813    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 0.456ns (2.438%)  route 18.249ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns = ( 32.136 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.249    31.591    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X81Y132        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.582    32.136    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/clk_i_wrapper
    SLICE_X81Y132        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[4]/C
                         clock pessimism              0.630    32.766    
                         clock uncertainty           -0.062    32.703    
    SLICE_X81Y132        FDCE (Recov_fdce_C_CLR)     -0.405    32.298    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         32.298    
                         arrival time                         -31.591    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 0.456ns (2.438%)  route 18.249ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns = ( 32.136 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.249    31.591    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X80Y132        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.582    32.136    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/clk_i_wrapper
    SLICE_X80Y132        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[1]/C
                         clock pessimism              0.630    32.766    
                         clock uncertainty           -0.062    32.703    
    SLICE_X80Y132        FDCE (Recov_fdce_C_CLR)     -0.361    32.342    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         32.342    
                         arrival time                         -31.591    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 0.456ns (2.438%)  route 18.249ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns = ( 32.136 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.249    31.591    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X80Y132        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.582    32.136    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/clk_i_wrapper
    SLICE_X80Y132        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[3]/C
                         clock pessimism              0.630    32.766    
                         clock uncertainty           -0.062    32.703    
    SLICE_X80Y132        FDCE (Recov_fdce_C_CLR)     -0.361    32.342    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         32.342    
                         arrival time                         -31.591    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 0.456ns (2.438%)  route 18.249ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns = ( 32.136 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.249    31.591    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X80Y132        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.582    32.136    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/clk_i_wrapper
    SLICE_X80Y132        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]/C
                         clock pessimism              0.630    32.766    
                         clock uncertainty           -0.062    32.703    
    SLICE_X80Y132        FDCE (Recov_fdce_C_CLR)     -0.319    32.384    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         32.384    
                         arrival time                         -31.591    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 0.456ns (2.438%)  route 18.249ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.136ns = ( 32.136 - 20.000 ) 
    Source Clock Delay      (SCD):    12.886ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.709    12.886    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    13.342 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)       18.249    31.591    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[0]_1
    SLICE_X80Y132        FDCE                                         f  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.625    30.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       1.582    32.136    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/clk_i_wrapper
    SLICE_X80Y132        FDCE                                         r  swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[2]/C
                         clock pessimism              0.630    32.766    
                         clock uncertainty           -0.062    32.703    
    SLICE_X80Y132        FDCE (Recov_fdce_C_CLR)     -0.319    32.384    swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[9].i_in_flight_cnt/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         32.384    
                         arrival time                         -31.591    
  -------------------------------------------------------------------
                         slack                                  0.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/int_ptc_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.332%)  route 0.170ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.598     4.032    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     4.173 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)        0.170     4.343    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_rst_i
    SLICE_X0Y109         FDCE                                         f  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/int_ptc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.871     5.206    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_clk_i
    SLICE_X0Y109         FDCE                                         r  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/int_ptc_reg/C
                         clock pessimism             -1.157     4.049    
    SLICE_X0Y109         FDCE (Remov_fdce_C_CLR)     -0.092     3.957    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/int_ptc_reg
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.332%)  route 0.170ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.598     4.032    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     4.173 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)        0.170     4.343    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_rst_i
    SLICE_X0Y109         FDCE                                         f  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.871     5.206    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_clk_i
    SLICE_X0Y109         FDCE                                         r  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[6]/C
                         clock pessimism             -1.157     4.049    
    SLICE_X0Y109         FDCE (Remov_fdce_C_CLR)     -0.092     3.957    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.598     4.032    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     4.173 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)        0.297     4.470    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_rst_i
    SLICE_X1Y108         FDCE                                         f  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.871     5.206    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_clk_i
    SLICE_X1Y108         FDCE                                         r  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[0]/C
                         clock pessimism             -1.157     4.049    
    SLICE_X1Y108         FDCE (Remov_fdce_C_CLR)     -0.092     3.957    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    4.032ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.598     4.032    clk_gen/CLK
    SLICE_X1Y110         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     4.173 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3389, routed)        0.297     4.470    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_rst_i
    SLICE_X1Y108         FDCE                                         f  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.871     5.206    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/wb_clk_i
    SLICE_X1Y108         FDCE                                         r  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[5]/C
                         clock pessimism             -1.157     4.049    
    SLICE_X1Y108         FDCE (Remov_fdce_C_CLR)     -0.092     3.957    swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.349%)  route 0.262ns (55.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     4.468    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y113        FDCE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y113        FDCE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -1.134     4.033    
    SLICE_X29Y113        FDCE (Remov_fdce_C_CLR)     -0.092     3.941    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.349%)  route 0.262ns (55.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     4.468    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y113        FDCE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y113        FDCE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -1.134     4.033    
    SLICE_X29Y113        FDCE (Remov_fdce_C_CLR)     -0.092     3.941    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.349%)  route 0.262ns (55.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     4.468    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y113        FDPE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y113        FDPE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -1.134     4.033    
    SLICE_X29Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     3.938    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.349%)  route 0.262ns (55.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     4.468    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y113        FDPE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y113        FDPE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -1.134     4.033    
    SLICE_X29Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     3.938    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.943%)  route 0.267ns (56.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     4.473    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y113        FDCE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y113        FDCE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -1.134     4.033    
    SLICE_X28Y113        FDCE (Remov_fdce_C_CLR)     -0.092     3.941    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.943%)  route 0.267ns (56.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.563     3.997    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDRE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     4.161 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.134     4.295    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y113        LUT3 (Prop_lut3_I1_O)        0.045     4.340 f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.133     4.473    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y113        FDPE                                         f  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=18859, routed)       0.832     5.167    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y113        FDPE                                         r  swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -1.134     4.033    
    SLICE_X28Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     3.938    swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.419ns (8.771%)  route 4.358ns (91.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.358    14.136    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X67Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X67Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.057    19.068    
    SLICE_X67Y114        FDCE (Recov_fdce_C_CLR)     -0.578    18.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.419ns (8.771%)  route 4.358ns (91.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.713ns = ( 18.713 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.358    14.136    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X67Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.494    18.713    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X67Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism              0.412    19.125    
                         clock uncertainty           -0.057    19.068    
    SLICE_X67Y114        FDCE (Recov_fdce_C_CLR)     -0.578    18.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X63Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X63Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X63Y116        FDCE (Recov_fdce_C_CLR)     -0.578    18.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_rst
    SLICE_X63Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X63Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X63Y116        FDCE (Recov_fdce_C_CLR)     -0.578    18.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X63Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X63Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X63Y116        FDCE (Recov_fdce_C_CLR)     -0.578    18.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_rst
    SLICE_X63Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X63Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X63Y116        FDCE (Recov_fdce_C_CLR)     -0.578    18.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X63Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X63Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X63Y116        FDCE (Recov_fdce_C_CLR)     -0.578    18.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_full_q_reg
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X62Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X62Y116        FDCE (Recov_fdce_C_CLR)     -0.492    18.573    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X62Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X62Y116        FDCE (Recov_fdce_C_CLR)     -0.492    18.573    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.419ns (8.993%)  route 4.240ns (91.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.727     9.359    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.419     9.778 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.240    14.018    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X62Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]/C
                         clock pessimism              0.412    19.122    
                         clock uncertainty           -0.057    19.065    
    SLICE_X62Y116        FDCE (Recov_fdce_C_CLR)     -0.492    18.573    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.916%)  route 0.792ns (86.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     3.810    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.835     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.120     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.916%)  route 0.792ns (86.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     3.810    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.835     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.120     3.003    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.128ns (14.217%)  route 0.772ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.772     3.791    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X69Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.128ns (14.217%)  route 0.772ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.772     3.791    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X69Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.128ns (14.217%)  route 0.772ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.772     3.791    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X69Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.149%)  route 0.777ns (85.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.777     3.795    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X68Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.149%)  route 0.777ns (85.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.777     3.795    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X68Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.149%)  route 0.777ns (85.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.777     3.795    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X68Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.149%)  route 0.777ns (85.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.777     3.795    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]/C
                         clock pessimism             -0.578     3.123    
    SLICE_X68Y103        FDCE (Remov_fdce_C_CLR)     -0.145     2.978    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.316%)  route 0.833ns (86.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X83Y92         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.833     3.852    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y103        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3186, routed)        0.834     3.701    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.578     3.122    
    SLICE_X62Y103        FDCE (Remov_fdce_C_CLR)     -0.120     3.002    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.849    





