// Seed: 1521158261
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output id_6
);
  type_0 id_7 (
      .id_0(~1),
      .id_1(1 + id_2),
      .id_2(id_2),
      .id_3(),
      .id_4(id_6)
  );
  logic id_8;
  logic id_9 = 1;
  type_19(
      id_4, id_1, id_5
  );
  logic id_10;
  logic id_11;
  logic id_12;
  tri0  id_13;
  assign id_2 = id_12 * 1 + id_5;
  logic id_14;
  logic id_15;
  assign id_13[1] = 1'h0 - 1'b0;
endmodule
