TimeQuest Timing Analyzer report for MASTER
Mon Dec 03 07:30:23 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 14. Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 15. Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 16. Slow 1200mV 85C Model Setup: 'i_CLK'
 17. Slow 1200mV 85C Model Setup: 'i_BT_A'
 18. Slow 1200mV 85C Model Setup: 'i_RST'
 19. Slow 1200mV 85C Model Hold: 'i_RST'
 20. Slow 1200mV 85C Model Hold: 'i_CLK'
 21. Slow 1200mV 85C Model Hold: 'i_BT_A'
 22. Slow 1200mV 85C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 24. Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 25. Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 26. Slow 1200mV 85C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 28. Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 29. Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 30. Slow 1200mV 85C Model Recovery: 'i_CLK'
 31. Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 32. Slow 1200mV 85C Model Recovery: 'i_BT_A'
 33. Slow 1200mV 85C Model Removal: 'i_BT_A'
 34. Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 35. Slow 1200mV 85C Model Removal: 'i_CLK'
 36. Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 37. Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 38. Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 39. Slow 1200mV 85C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'i_RST'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'i_BT_A'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 85C Model Metastability Report
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 61. Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 62. Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 63. Slow 1200mV 0C Model Setup: 'i_CLK'
 64. Slow 1200mV 0C Model Setup: 'i_BT_A'
 65. Slow 1200mV 0C Model Setup: 'i_RST'
 66. Slow 1200mV 0C Model Hold: 'i_RST'
 67. Slow 1200mV 0C Model Hold: 'i_CLK'
 68. Slow 1200mV 0C Model Hold: 'i_BT_A'
 69. Slow 1200mV 0C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 70. Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 71. Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 72. Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 73. Slow 1200mV 0C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 74. Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 75. Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 76. Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 77. Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 78. Slow 1200mV 0C Model Recovery: 'i_CLK'
 79. Slow 1200mV 0C Model Recovery: 'i_BT_A'
 80. Slow 1200mV 0C Model Removal: 'i_BT_A'
 81. Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 82. Slow 1200mV 0C Model Removal: 'i_CLK'
 83. Slow 1200mV 0C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 85. Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 86. Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'i_RST'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Slow 1200mV 0C Model Metastability Report
100. Fast 1200mV 0C Model Setup Summary
101. Fast 1200mV 0C Model Hold Summary
102. Fast 1200mV 0C Model Recovery Summary
103. Fast 1200mV 0C Model Removal Summary
104. Fast 1200mV 0C Model Minimum Pulse Width Summary
105. Fast 1200mV 0C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
107. Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
108. Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
109. Fast 1200mV 0C Model Setup: 'i_CLK'
110. Fast 1200mV 0C Model Setup: 'i_BT_A'
111. Fast 1200mV 0C Model Setup: 'i_RST'
112. Fast 1200mV 0C Model Hold: 'i_CLK'
113. Fast 1200mV 0C Model Hold: 'i_RST'
114. Fast 1200mV 0C Model Hold: 'i_BT_A'
115. Fast 1200mV 0C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
116. Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
117. Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
118. Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
119. Fast 1200mV 0C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
121. Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
122. Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
123. Fast 1200mV 0C Model Recovery: 'i_BT_A'
124. Fast 1200mV 0C Model Recovery: 'i_CLK'
125. Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
126. Fast 1200mV 0C Model Removal: 'i_BT_A'
127. Fast 1200mV 0C Model Removal: 'i_CLK'
128. Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
129. Fast 1200mV 0C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
130. Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
131. Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
132. Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'i_RST'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
139. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
141. Setup Times
142. Hold Times
143. Clock to Output Times
144. Minimum Clock to Output Times
145. Fast 1200mV 0C Model Metastability Report
146. Multicorner Timing Analysis Summary
147. Setup Times
148. Hold Times
149. Clock to Output Times
150. Minimum Clock to Output Times
151. Board Trace Model Assignments
152. Input Transition Times
153. Slow Corner Signal Integrity Metrics
154. Fast Corner Signal Integrity Metrics
155. Setup Transfers
156. Hold Transfers
157. Recovery Transfers
158. Removal Transfers
159. Report TCCS
160. Report RSKM
161. Unconstrained Paths
162. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; MASTER                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period    ; Frequency  ; Rise    ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; i_BT_A                                                           ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { i_BT_A }                                                           ;
; i_CLK                                                            ; Base      ; 20.000    ; 50.0 MHz   ; 0.000   ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { i_CLK }                                                            ;
; i_RST                                                            ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { i_RST }                                                            ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM }                       ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { STM_MASTER:U_STM_MASTER|state.st_READ_SW }                         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { STM_MASTER:U_STM_MASTER|state.st_SND_DATA }                        ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { STM_MASTER:U_STM_MASTER|state.st_START_COM }                       ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz    ; 0.000   ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; i_CLK  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] } ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10000.000 ; 0.1 MHz    ; 173.333 ; 5173.333 ; 50.00      ; 500       ; 1           ; 6.2   ;        ;           ;            ; false    ; i_CLK  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                               ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                       ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; 92.03 MHz   ; 92.03 MHz       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 243.49 MHz  ; 243.49 MHz      ; i_CLK                                                            ;                                                               ;
; 1798.56 MHz ; 250.0 MHz       ; i_BT_A                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -7.802 ; -276.961      ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -2.171 ; -2.171        ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.440 ; -1.440        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.324 ; -1.324        ;
; i_CLK                                                            ; -0.854 ; -3.453        ;
; i_BT_A                                                           ; 0.222  ; 0.000         ;
; i_RST                                                            ; 0.806  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_RST                                                            ; -2.234 ; -21.424       ;
; i_CLK                                                            ; -1.875 ; -2.576        ;
; i_BT_A                                                           ; -0.874 ; -1.707        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.358  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.701  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.862  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 1.571  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                    ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -6.359 ; -303.790      ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.587 ; -1.587        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -1.574 ; -1.574        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.529 ; -1.529        ;
; i_CLK                                                            ; -0.129 ; -0.357        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; -0.037 ; -0.037        ;
; i_BT_A                                                           ; 0.086  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                           ; -0.892 ; -1.769        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; -0.385 ; -3.030        ;
; i_CLK                                                            ; -0.050 ; -0.220        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 1.124  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 1.228  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 1.231  ; 0.000         ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 1.287  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+------------------------------------------------------------------+----------+---------------+
; Clock                                                            ; Slack    ; End Point TNS ;
+------------------------------------------------------------------+----------+---------------+
; i_RST                                                            ; -3.000   ; -32.692       ;
; i_BT_A                                                           ; -3.000   ; -3.000        ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.413    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.414    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0.414    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0.455    ; 0.000         ;
; i_CLK                                                            ; 9.637    ; 0.000         ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.758 ; 0.000         ;
+------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -7.802 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|o_CTRL_P2S          ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.711     ; 7.879      ;
; -7.170 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.070     ; 7.368      ;
; -6.845 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.070     ; 7.543      ;
; -6.774 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.028     ; 1.014      ;
; -6.645 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.030     ; 0.883      ;
; -6.644 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.030     ; 0.882      ;
; -6.644 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.029     ; 0.883      ;
; -6.639 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.027     ; 0.880      ;
; -6.624 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.029     ; 0.863      ;
; -6.619 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.029     ; 0.858      ;
; -6.593 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.009     ; 0.852      ;
; -6.508 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.030     ; 0.746      ;
; -6.504 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.026     ; 0.746      ;
; -6.492 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.026     ; 0.734      ;
; -6.488 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.009     ; 0.747      ;
; -6.482 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.030     ; 0.720      ;
; -6.476 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.026     ; 0.718      ;
; -6.460 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.028     ; 0.700      ;
; -6.456 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.030     ; 0.694      ;
; -6.446 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[12]           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.011     ; 0.703      ;
; -6.409 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[29]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.856      ;
; -6.380 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[31]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.827      ;
; -6.323 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.029     ; 0.562      ;
; -6.322 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.029     ; 0.561      ;
; -6.313 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[30]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.760      ;
; -6.305 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.011     ; 0.562      ;
; -6.212 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[28]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.659      ;
; -6.147 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[27]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.594      ;
; -6.118 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[24]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.565      ;
; -6.099 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[26]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.546      ;
; -6.029 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[25]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.476      ;
; -5.993 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[14]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.440      ;
; -5.956 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[13]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 6.392      ;
; -5.924 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[18]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.371      ;
; -5.906 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[23]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.353      ;
; -5.865 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[22]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.312      ;
; -5.857 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.425      ;
; -5.850 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[12]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.297      ;
; -5.835 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[19]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.282      ;
; -5.828 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.396      ;
; -5.824 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[21]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.271      ;
; -5.800 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[16]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.247      ;
; -5.786 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[15]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.233      ;
; -5.773 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[17]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.220      ;
; -5.714 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[10]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 6.150      ;
; -5.711 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[20]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.158      ;
; -5.710 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.278      ;
; -5.688 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[11]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.135      ;
; -5.667 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.255      ;
; -5.663 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.251      ;
; -5.659 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.247      ;
; -5.641 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.230      ;
; -5.638 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.227      ;
; -5.608 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.176      ;
; -5.595 ; i_RST                                ; P2S:U_P2S|cont[27]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.163      ;
; -5.580 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[9]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 6.027      ;
; -5.519 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[8]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 5.966      ;
; -5.516 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.084      ;
; -5.492 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.060      ;
; -5.480 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[7]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 5.927      ;
; -5.477 ; i_RST                                ; P2S:U_P2S|cont[25]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.045      ;
; -5.419 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 5.855      ;
; -5.404 ; i_RST                                ; P2S:U_P2S|cont[13]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 5.961      ;
; -5.394 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 5.982      ;
; -5.388 ; i_RST                                ; P2S:U_P2S|cont[14]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.956      ;
; -5.384 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[6]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 5.831      ;
; -5.376 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.444      ;
; -5.374 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.462      ;
; -5.369 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.457      ;
; -5.367 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.455      ;
; -5.363 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 5.952      ;
; -5.356 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.424      ;
; -5.354 ; i_RST                                ; P2S:U_P2S|cont[23]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.922      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.434      ;
; -5.341 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.409      ;
; -5.339 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.428      ;
; -5.327 ; i_RST                                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 5.916      ;
; -5.322 ; i_RST                                ; P2S:U_P2S|cont[18]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.890      ;
; -5.303 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[5]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 5.750      ;
; -5.283 ; i_RST                                ; P2S:U_P2S|cont[19]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.851      ;
; -5.272 ; i_RST                                ; P2S:U_P2S|cont[21]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.840      ;
; -5.262 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[4]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.341     ; 5.709      ;
; -5.258 ; i_RST                                ; P2S:U_P2S|cont[22]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.826      ;
; -5.255 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.323      ;
; -5.254 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[3]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 5.690      ;
; -5.248 ; i_RST                                ; P2S:U_P2S|cont[12]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.816      ;
; -5.248 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[2]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 5.684      ;
; -5.234 ; i_RST                                ; P2S:U_P2S|cont[15]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.802      ;
; -5.221 ; i_RST                                ; P2S:U_P2S|cont[17]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.789      ;
; -5.192 ; i_RST                                ; P2S:U_P2S|cont[16]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.760      ;
; -5.169 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[0]~_emulated   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 5.605      ;
; -5.161 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.229      ;
; -5.142 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.210      ;
; -5.136 ; i_RST                                ; P2S:U_P2S|cont[11]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.704      ;
; -5.126 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.214      ;
; -5.120 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.322      ; 5.710      ;
; -5.111 ; i_RST                                ; P2S:U_P2S|cont[10]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 5.668      ;
; -5.107 ; i_RST                                ; P2S:U_P2S|cont[27]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.175      ;
; -5.106 ; i_RST                                ; P2S:U_P2S|cont[20]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 5.674      ;
; -5.091 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.180      ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                     ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.171 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.167        ; 0.286      ; 1.620      ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.440 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.167        ; 0.277      ; 0.868      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                     ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.324 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.167        ; 0.339      ; 0.791      ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK'                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.854 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.489      ; 3.818      ;
; -0.796 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.489      ; 3.760      ;
; -0.684 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.486      ; 3.645      ;
; -0.591 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.486      ; 3.552      ;
; -0.508 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.486      ; 3.688      ;
; -0.476 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.486      ; 3.646      ;
; -0.454 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.721      ; 3.650      ;
; -0.452 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.486      ; 3.632      ;
; -0.356 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.486      ; 3.536      ;
; -0.336 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.489      ; 3.519      ;
; -0.307 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.486      ; 3.487      ;
; -0.261 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.489      ; 3.444      ;
; -0.256 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.489      ; 3.439      ;
; -0.235 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.489      ; 3.418      ;
; -0.227 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.489      ; 3.400      ;
; -0.221 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.489      ; 3.404      ;
; -0.219 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.486      ; 3.399      ;
; -0.212 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.489      ; 3.676      ;
; -0.184 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.489      ; 3.367      ;
; -0.179 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.486      ; 3.349      ;
; -0.173 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.489      ; 3.346      ;
; -0.150 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.486      ; 3.330      ;
; -0.131 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.486      ; 3.592      ;
; -0.129 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.489      ; 3.593      ;
; -0.049 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 2.328      ; 2.852      ;
; -0.042 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.486      ; 3.722      ;
; -0.036 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.721      ; 3.451      ;
; -0.025 ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 2.325      ; 2.825      ;
; -0.018 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.486      ; 3.479      ;
; 0.044  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.486      ; 3.626      ;
; 0.048  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.721      ; 3.367      ;
; 0.055  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.486      ; 3.625      ;
; 0.108  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.486      ; 3.572      ;
; 0.160  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.721      ; 3.245      ;
; 0.200  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.721      ; 3.215      ;
; 0.207  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.489      ; 3.476      ;
; 0.213  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.721      ; 3.483      ;
; 0.252  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.486      ; 3.428      ;
; 0.255  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.486      ; 3.425      ;
; 0.293  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.489      ; 3.380      ;
; 0.304  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.489      ; 3.379      ;
; 0.312  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.489      ; 3.371      ;
; 0.327  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.489      ; 3.356      ;
; 0.341  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.486      ; 3.329      ;
; 0.357  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.489      ; 3.326      ;
; 0.367  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.489      ; 3.316      ;
; 0.405  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.486      ; 3.275      ;
; 0.413  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.489      ; 3.260      ;
; 0.533  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 2.328      ; 2.770      ;
; 0.594  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.721      ; 3.321      ;
; 0.612  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.721      ; 3.303      ;
; 0.619  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 2.325      ; 2.681      ;
; 0.680  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.721      ; 3.225      ;
; 0.744  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.721      ; 3.171      ;
; 5.907  ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.636      ; 2.311      ;
; 5.929  ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.993      ; 2.646      ;
; 5.998  ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.636      ; 2.220      ;
; 6.726  ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.997      ; 1.853      ;
; 14.120 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.160      ; 4.622      ;
; 14.123 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.157      ; 4.616      ;
; 14.191 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.157      ; 4.548      ;
; 14.203 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.160      ; 4.539      ;
; 15.067 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.154      ; 3.669      ;
; 15.084 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.151      ; 3.649      ;
; 15.138 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.151      ; 3.595      ;
; 15.150 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.154      ; 3.586      ;
; 15.366 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.157      ; 3.373      ;
; 15.417 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.160      ; 3.325      ;
; 15.438 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.160      ; 3.304      ;
; 15.459 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.157      ; 3.280      ;
; 15.637 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.392      ; 3.337      ;
; 15.893 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.329     ; 3.773      ;
; 16.142 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.326     ; 3.527      ;
; 16.190 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.329     ; 3.476      ;
; 16.262 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.326     ; 3.407      ;
; 16.584 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.039     ; 3.372      ;
; 21.215 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 5.341      ; 4.131      ;
; 21.216 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 5.341      ; 4.130      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_BT_A'                                                                                              ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.222 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.524      ; 3.041      ;
; 0.333 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.525      ; 3.064      ;
; 0.898 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.524      ; 2.865      ;
; 0.986 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.525      ; 2.911      ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_RST'                                                                                                                                        ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.806 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 1.000        ; 1.480      ; 0.868      ;
; 0.874 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.622      ; 1.456      ;
; 0.936 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 1.000        ; 1.482      ; 0.904      ;
; 0.951 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.621      ; 1.401      ;
; 1.008 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.617      ; 1.312      ;
; 1.022 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.621      ; 1.305      ;
; 1.041 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.622      ; 1.286      ;
; 1.062 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.621      ; 1.420      ;
; 1.072 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.625      ; 1.414      ;
; 1.093 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.623      ; 1.391      ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_RST'                                                                                                                                          ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.234 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.928      ; 1.224      ;
; -2.215 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.924      ; 1.239      ;
; -2.213 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.926      ; 1.243      ;
; -2.153 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.929      ; 1.306      ;
; -2.143 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.927      ; 1.314      ;
; -2.141 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.927      ; 1.316      ;
; -2.130 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.930      ; 1.330      ;
; -2.124 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.928      ; 1.334      ;
; -2.052 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 0.000        ; 2.806      ; 0.794      ;
; -2.019 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 0.000        ; 2.809      ; 0.830      ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.875 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.672      ; 3.964      ;
; -1.873 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.672      ; 3.966      ;
; -0.350 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.815      ; 2.841      ;
; -0.212 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.569      ; 2.743      ;
; -0.186 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.815      ; 3.015      ;
; -0.180 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.815      ; 3.011      ;
; -0.130 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.815      ; 3.061      ;
; -0.127 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.569      ; 2.818      ;
; -0.076 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.569      ; 2.869      ;
; -0.043 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.573      ; 2.906      ;
; -0.042 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.569      ; 2.913      ;
; -0.033 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 2.411      ; 2.575      ;
; -0.021 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.573      ; 2.938      ;
; -0.009 ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 2.408      ; 2.596      ;
; -0.007 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.573      ; 2.942      ;
; 0.003  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.569      ; 2.948      ;
; 0.031  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.569      ; 2.976      ;
; 0.034  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.573      ; 2.993      ;
; 0.040  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.569      ; 2.985      ;
; 0.045  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.573      ; 2.994      ;
; 0.061  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.569      ; 3.006      ;
; 0.116  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.573      ; 3.065      ;
; 0.122  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.573      ; 3.071      ;
; 0.141  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.573      ; 3.090      ;
; 0.226  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.815      ; 2.917      ;
; 0.325  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.569      ; 2.780      ;
; 0.332  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.815      ; 3.344      ;
; 0.335  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.815      ; 3.026      ;
; 0.335  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.815      ; 3.036      ;
; 0.381  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 0.000        ; 0.039      ; 0.577      ;
; 0.438  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.815      ; 3.129      ;
; 0.449  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.569      ; 2.894      ;
; 0.491  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.569      ; 3.257      ;
; 0.505  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.569      ; 2.960      ;
; 0.506  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.569      ; 2.951      ;
; 0.506  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.573      ; 2.965      ;
; 0.521  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.569      ; 3.287      ;
; 0.533  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.573      ; 2.982      ;
; 0.543  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.569      ; 2.988      ;
; 0.562  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.573      ; 3.011      ;
; 0.582  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.569      ; 3.027      ;
; 0.588  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 2.411      ; 2.696      ;
; 0.588  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.573      ; 3.047      ;
; 0.590  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.573      ; 3.360      ;
; 0.603  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.569      ; 3.048      ;
; 0.638  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 2.408      ; 2.743      ;
; 0.642  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.573      ; 3.091      ;
; 0.642  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.569      ; 3.087      ;
; 0.681  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.573      ; 3.130      ;
; 0.686  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.573      ; 3.135      ;
; 0.701  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.573      ; 3.150      ;
; 0.784  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.573      ; 3.554      ;
; 1.012  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.815      ; 3.524      ;
; 1.102  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.569      ; 3.368      ;
; 1.181  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.569      ; 3.447      ;
; 1.213  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.573      ; 3.483      ;
; 1.427  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.573      ; 3.697      ;
; 2.626  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.152     ; 2.631      ;
; 2.807  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.148     ; 2.816      ;
; 2.873  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.148     ; 2.882      ;
; 2.959  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.152     ; 2.964      ;
; 3.014  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.639      ; 2.547      ;
; 3.105  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.644      ; 2.643      ;
; 3.283  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.886      ; 3.063      ;
; 3.305  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.640      ; 2.839      ;
; 3.416  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.640      ; 2.950      ;
; 3.496  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.644      ; 3.034      ;
; 3.565  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.638      ; 3.097      ;
; 3.646  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.634      ; 3.174      ;
; 3.655  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.634      ; 3.183      ;
; 3.892  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.638      ; 3.424      ;
; 4.534  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.639      ; 4.067      ;
; 4.645  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.643      ; 4.182      ;
; 4.771  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.643      ; 4.308      ;
; 12.273 ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.479      ; 1.646      ;
; 12.939 ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.476      ; 2.309      ;
; 12.968 ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.133      ; 1.995      ;
; 12.990 ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.133      ; 2.017      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_BT_A'                                                                                                ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.874 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.647      ; 2.773      ;
; -0.833 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.648      ; 2.815      ;
; -0.223 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.647      ; 2.944      ;
; -0.202 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.648      ; 2.966      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; START_FRAME:U_START_FRAME|o_CTRL_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; P2S:U_P2S|o_CTRL_P2S                     ; P2S:U_P2S|o_CTRL_P2S                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.374 ; P2S:U_P2S|w_REG[13]                      ; P2S:U_P2S|w_REG[14]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.456 ; P2S:U_P2S|w_REG[11]~_emulated            ; P2S:U_P2S|w_REG[12]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.691      ;
; 0.487 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.054      ; 0.621      ;
; 0.517 ; P2S:U_P2S|w_REG[14]                      ; P2S:U_P2S|w_REG[15]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; P2S:U_P2S|w_REG[15]                      ; P2S:U_P2S|o_SDA~reg0                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.688 ; P2S:U_P2S|w_REG[8]~_emulated             ; P2S:U_P2S|w_REG[9]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.922      ;
; 0.748 ; P2S:U_P2S|w_REG[3]~_emulated             ; P2S:U_P2S|w_REG[4]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.983      ;
; 0.762 ; P2S:U_P2S|w_REG[12]                      ; P2S:U_P2S|w_REG[13]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.325     ; 0.594      ;
; 0.781 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.013      ;
; 0.841 ; P2S:U_P2S|w_REG[7]~_emulated             ; P2S:U_P2S|w_REG[8]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.075      ;
; 0.842 ; P2S:U_P2S|w_REG[5]~_emulated             ; P2S:U_P2S|w_REG[6]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.077      ;
; 0.858 ; P2S:U_P2S|w_REG[10]~_emulated            ; P2S:U_P2S|w_REG[11]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.093      ;
; 0.859 ; P2S:U_P2S|w_REG[1]~_emulated             ; P2S:U_P2S|w_REG[2]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.093      ;
; 0.987 ; P2S:U_P2S|w_REG[6]~_emulated             ; P2S:U_P2S|w_REG[7]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.222      ;
; 0.988 ; P2S:U_P2S|w_REG[4]~_emulated             ; P2S:U_P2S|w_REG[5]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.223      ;
; 0.996 ; P2S:U_P2S|w_REG[9]                       ; P2S:U_P2S|w_REG[10]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.232      ;
; 1.052 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[8]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.232      ;
; 1.053 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[9]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.233      ;
; 1.054 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.234      ;
; 1.063 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[6]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.243      ;
; 1.064 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.244      ;
; 1.066 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[7]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.246      ;
; 1.068 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[11]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.248      ;
; 1.069 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[17]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.249      ;
; 1.138 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[12]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.318      ;
; 1.138 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[19]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.318      ;
; 1.142 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[16]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.322      ;
; 1.143 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[15]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.323      ;
; 1.146 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[24]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.325      ;
; 1.148 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[14]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.328      ;
; 1.149 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[29]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.328      ;
; 1.150 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[18]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 1.330      ;
; 1.152 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.385      ;
; 1.167 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.400      ;
; 1.173 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.406      ;
; 1.174 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.407      ;
; 1.183 ; P2S:U_P2S|w_REG[2]~_emulated             ; P2S:U_P2S|w_REG[3]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.417      ;
; 1.190 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.423      ;
; 1.193 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.426      ;
; 1.197 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.430      ;
; 1.242 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.256     ; 1.143      ;
; 1.285 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.518      ;
; 1.290 ; P2S:U_P2S|cont[31]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.523      ;
; 1.303 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[24]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.536      ;
; 1.312 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.123      ; 1.515      ;
; 1.328 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[30]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.507      ;
; 1.329 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[21]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.508      ;
; 1.330 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[23]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.509      ;
; 1.331 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[28]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.510      ;
; 1.332 ; P2S:U_P2S|cont[23]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.565      ;
; 1.332 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[22]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.511      ;
; 1.332 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[31]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.511      ;
; 1.333 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[27]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.512      ;
; 1.334 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[25]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.513      ;
; 1.334 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[26]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.513      ;
; 1.336 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[20]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.099      ; 1.515      ;
; 1.442 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[19]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.676      ;
; 1.446 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.679      ;
; 1.451 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.684      ;
; 1.452 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.685      ;
; 1.455 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.688      ;
; 1.458 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[3]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.627      ;
; 1.459 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[1]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.628      ;
; 1.463 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.696      ;
; 1.465 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.698      ;
; 1.465 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.698      ;
; 1.468 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.701      ;
; 1.477 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.710      ;
; 1.478 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.711      ;
; 1.482 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.715      ;
; 1.483 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.716      ;
; 1.506 ; P2S:U_P2S|cont[22]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.739      ;
; 1.514 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.666      ; 2.280      ;
; 1.537 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.770      ;
; 1.539 ; P2S:U_P2S|cont[17]                       ; P2S:U_P2S|cont[17]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.773      ;
; 1.539 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[2]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.708      ;
; 1.542 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[10]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.711      ;
; 1.542 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[13]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.711      ;
; 1.546 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.779      ;
; 1.547 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.780      ;
; 1.552 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.785      ;
; 1.554 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.787      ;
; 1.563 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.796      ;
; 1.565 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.798      ;
; 1.566 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.799      ;
; 1.574 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.807      ;
; 1.574 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.807      ;
; 1.577 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.810      ;
; 1.580 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.813      ;
; 1.589 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[18]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.823      ;
; 1.591 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.824      ;
; 1.598 ; P2S:U_P2S|cont[16]                       ; P2S:U_P2S|cont[16]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.832      ;
; 1.606 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.123      ; 1.809      ;
; 1.659 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.892      ;
; 1.666 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.899      ;
; 1.671 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.904      ;
; 1.674 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.907      ;
; 1.677 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.910      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                     ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.701 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.833       ; 0.767      ; 0.695      ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.862 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.833       ; 0.702      ; 0.791      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                     ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.571 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.833       ; 0.711      ; 1.509      ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -6.359 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.065     ; 6.562      ;
; -6.359 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.065     ; 6.562      ;
; -6.359 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.065     ; 6.562      ;
; -6.359 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.065     ; 6.562      ;
; -6.094 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.651      ;
; -6.094 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.651      ;
; -6.094 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.651      ;
; -6.094 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.651      ;
; -6.094 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.651      ;
; -6.054 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.065     ; 6.757      ;
; -6.054 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.065     ; 6.757      ;
; -6.054 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.065     ; 6.757      ;
; -6.054 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.065     ; 6.757      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.560      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.560      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.560      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.320      ; 6.560      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.322      ; 6.562      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.322      ; 6.562      ;
; -5.972 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.322      ; 6.562      ;
; -5.971 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.560      ;
; -5.971 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.560      ;
; -5.971 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.560      ;
; -5.971 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.560      ;
; -5.971 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.321      ; 6.560      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.951 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.519      ;
; -5.900 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.289      ; 6.457      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.783 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.300      ; 6.351      ;
; -5.694 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.751      ;
; -5.694 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.751      ;
; -5.694 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.751      ;
; -5.694 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.751      ;
; -5.694 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.751      ;
; -5.667 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.322      ; 6.757      ;
; -5.667 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.322      ; 6.757      ;
; -5.667 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.322      ; 6.757      ;
; -5.665 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.753      ;
; -5.665 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.753      ;
; -5.665 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.753      ;
; -5.665 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.320      ; 6.753      ;
; -5.664 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.753      ;
; -5.664 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.753      ;
; -5.664 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.753      ;
; -5.664 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.753      ;
; -5.664 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.321      ; 6.753      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.604      ;
; -5.536 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.289      ; 6.593      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -5.365 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.300      ; 6.433      ;
; -3.604 ; i_RST                                ; START_FRAME:U_START_FRAME|o_CTRL_START ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.065     ; 3.807      ;
; -3.517 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 3.953      ;
; -3.517 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[2]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 3.953      ;
; -3.517 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[3]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.352     ; 3.953      ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                     ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.587 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.500        ; 0.612      ; 1.753      ;
; -1.269 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 1.000        ; 0.612      ; 1.935      ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                   ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -1.574 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.615      ; 1.755      ;
; -1.255 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.615      ; 1.936      ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                    ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.529 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.668      ; 1.728      ;
; -1.186 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.668      ; 1.885      ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLK'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.129 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.500        ; 2.721      ; 3.325      ;
; -0.062 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.500        ; 2.486      ; 3.023      ;
; -0.062 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.500        ; 2.486      ; 3.023      ;
; -0.052 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.500        ; 2.489      ; 3.016      ;
; -0.052 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.500        ; 2.489      ; 3.016      ;
; 0.586  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 1.000        ; 2.721      ; 3.110      ;
; 0.592  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 1.000        ; 2.489      ; 2.872      ;
; 0.592  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 1.000        ; 2.489      ; 2.872      ;
; 0.607  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 1.000        ; 2.486      ; 2.854      ;
; 0.607  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 1.000        ; 2.486      ; 2.854      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.037 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.421      ; 2.057      ;
; 0.070  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.421      ; 2.070      ;
; 0.072  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.421      ; 2.066      ;
; 0.077  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.420      ; 2.069      ;
; 0.083  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.422      ; 2.070      ;
; 0.087  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.423      ; 2.053      ;
; 0.089  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.423      ; 2.053      ;
; 0.095  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.422      ; 2.055      ;
; 0.288  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.421      ; 2.232      ;
; 0.401  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.421      ; 2.237      ;
; 0.405  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.421      ; 2.235      ;
; 0.409  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.423      ; 2.231      ;
; 0.411  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.420      ; 2.235      ;
; 0.412  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.423      ; 2.230      ;
; 0.414  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.422      ; 2.239      ;
; 0.416  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.422      ; 2.234      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_BT_A'                                                                                           ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.086 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 3.524      ; 3.157      ;
; 0.219 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 3.525      ; 3.158      ;
; 0.801 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 3.524      ; 2.942      ;
; 0.934 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 3.525      ; 2.943      ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_BT_A'                                                                                             ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.892 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 3.647      ; 2.795      ;
; -0.877 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 3.648      ; 2.811      ;
; -0.189 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 3.648      ; 2.999      ;
; -0.164 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 3.647      ; 3.023      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.385 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.525      ; 2.170      ;
; -0.383 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.525      ; 2.172      ;
; -0.380 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.522      ; 2.172      ;
; -0.379 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.524      ; 2.175      ;
; -0.378 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.523      ; 2.175      ;
; -0.375 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.524      ; 2.179      ;
; -0.375 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.521      ; 2.176      ;
; -0.375 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.523      ; 2.178      ;
; -0.064 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.525      ; 1.991      ;
; -0.063 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.525      ; 1.992      ;
; -0.061 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.524      ; 1.993      ;
; -0.057 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.522      ; 1.995      ;
; -0.049 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.523      ; 2.004      ;
; -0.047 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.524      ; 2.007      ;
; -0.046 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.523      ; 2.007      ;
; -0.045 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.521      ; 2.006      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLK'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.050 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.000        ; 2.815      ; 2.962      ;
; -0.049 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.000        ; 2.569      ; 2.717      ;
; -0.049 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.000        ; 2.569      ; 2.717      ;
; -0.036 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.000        ; 2.573      ; 2.734      ;
; -0.036 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.000        ; 2.573      ; 2.734      ;
; 0.615  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; -0.500       ; 2.573      ; 2.885      ;
; 0.615  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; -0.500       ; 2.573      ; 2.885      ;
; 0.626  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; -0.500       ; 2.569      ; 2.892      ;
; 0.626  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; -0.500       ; 2.569      ; 2.892      ;
; 0.670  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; -0.500       ; 2.815      ; 3.182      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                    ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.124 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.696      ; 1.840      ;
; 1.463 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.696      ; 1.679      ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                   ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.228 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.641      ; 1.889      ;
; 1.547 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.641      ; 1.708      ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                     ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.231 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.000        ; 0.637      ; 1.888      ;
; 1.549 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.500       ; 0.637      ; 1.706      ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.287 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.024      ; 1.391      ;
; 1.287 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.024      ; 1.391      ;
; 1.339 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.054      ; 1.473      ;
; 1.515 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.277     ; 1.318      ;
; 1.628 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.692      ; 2.420      ;
; 1.628 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.692      ; 2.420      ;
; 1.650 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.339     ; 1.391      ;
; 1.988 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.692      ; 2.280      ;
; 1.988 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.692      ; 2.280      ;
; 1.991 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.329      ; 2.420      ;
; 2.077 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.309      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.110 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.715      ; 2.925      ;
; 2.193 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.666      ; 2.959      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.275 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.714      ; 3.089      ;
; 2.351 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.329      ; 2.280      ;
; 2.426 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.230      ;
; 2.426 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.230      ;
; 2.426 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.230      ;
; 2.426 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.230      ;
; 2.426 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.230      ;
; 2.461 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.331      ; 2.892      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.486 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.715      ; 2.801      ;
; 2.502 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.704      ; 3.306      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[1]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[2]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[3]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[4]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[5]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[6]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[7]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[8]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[9]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.121      ; 2.711      ;
; 2.512 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[10]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.123      ; 2.715      ;
; 2.512 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.123      ; 2.715      ;
; 2.512 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.123      ; 2.715      ;
; 2.528 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.666      ; 2.794      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.648 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.714      ; 2.962      ;
; 2.671 ; i_RST                                    ; P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.329      ; 3.100      ;
; 2.785 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.089      ;
; 2.785 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.089      ;
; 2.785 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.089      ;
; 2.785 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.089      ;
; 2.785 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.089      ;
; 2.786 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.331      ; 2.717      ;
; 2.848 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.704      ; 3.152      ;
; 2.915 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[13]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.280     ; 2.715      ;
; 2.915 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[14]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.280     ; 2.715      ;
; 2.915 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[15]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.280     ; 2.715      ;
; 2.915 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|o_SDA~reg0                     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.280     ; 2.715      ;
; 2.998 ; i_RST                                    ; P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.329      ; 2.927      ;
; 3.206 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 3.386      ;
; 3.206 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.100      ; 3.386      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_RST'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                              ;
; -0.845 ; -0.845       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; -0.837 ; -0.837       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; -0.837 ; -0.837       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; -0.837 ; -0.837       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; -0.833 ; -0.833       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; -0.833 ; -0.833       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; -0.833 ; -0.833       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; -0.833 ; -0.833       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; -0.833 ; -0.833       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; -0.832 ; -0.832       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; -0.832 ; -0.832       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; -0.832 ; -0.832       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; -0.818 ; -0.818       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; -0.817 ; -0.817       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; -0.813 ; -0.813       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; -0.812 ; -0.812       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; -0.812 ; -0.812       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; -0.812 ; -0.812       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; -0.479 ; -0.479       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; -0.479 ; -0.479       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; -0.479 ; -0.479       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; -0.479 ; -0.479       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; -0.474 ; -0.474       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; -0.459 ; -0.459       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; -0.459 ; -0.459       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; -0.459 ; -0.459       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; -0.459 ; -0.459       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; -0.454 ; -0.454       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; -0.453 ; -0.453       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; -0.453 ; -0.453       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; -0.453 ; -0.453       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; -0.445 ; -0.445       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_BT_A'                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                   ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.307  ; 0.307        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.307  ; 0.307        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.307  ; 0.307        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.325  ; 0.325        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.325  ; 0.325        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.683  ; 0.683        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.692  ; 0.692        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.692  ; 0.692        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.692  ; 0.692        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
; 0.693  ; 0.693        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.693  ; 0.693        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; 9.637  ; 9.853        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 9.637  ; 9.853        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 9.637  ; 9.853        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 9.637  ; 9.853        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 9.702  ; 9.918        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.893  ; 10.077       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 9.912  ; 10.128       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 9.959  ; 10.143       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 9.959  ; 10.143       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 9.960  ; 10.144       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 9.960  ; 10.144       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.086 ; 10.086       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                          ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; 4999.758 ; 4999.974     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[17]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[18]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[19]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[28]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[29]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[30]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[31]                       ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[4]                        ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[5]                        ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[6]                        ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[7]                        ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[8]                        ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[9]                        ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[9]                       ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.778 ; 4999.994     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.779 ; 4999.995     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.792 ; 5000.008     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.804 ; 4999.988     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.804 ; 4999.988     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.804 ; 4999.988     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.805 ; 4999.989     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.805 ; 4999.989     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.805 ; 4999.989     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.805 ; 4999.989     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.805 ; 4999.989     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.819 ; 5000.003     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[9]                       ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[28]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[29]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[30]                       ;
; 4999.825 ; 5000.009     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[31]                       ;
; 4999.826 ; 5000.010     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.826 ; 5000.010     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.826 ; 5000.010     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.826 ; 5000.010     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.826 ; 5000.010     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.659    ; 3.063    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.893    ; 2.308    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.659    ; 3.063    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.362    ; 2.770    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.349    ; 2.753    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.103    ; 2.515    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.854    ; 2.278    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.265    ; 2.688    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.894    ; 2.315    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; -165.910 ; -165.735 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.082    ; 0.258    ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; 1.926    ; 2.415    ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.427    ; 0.509    ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 1.172    ; 1.314    ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; 3.578    ; 3.954    ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; 4.151    ; 4.496    ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.870  ; -1.269  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.909  ; -1.301  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.645  ; -2.025  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.359  ; -1.744  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.352  ; -1.734  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.119  ; -1.509  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.870  ; -1.269  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.149  ; -1.549  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.916  ; -1.314  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; 172.072 ; 171.876 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.874   ; 0.703   ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; -0.834  ; -1.288  ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; -0.007  ; -0.128  ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; -0.372  ; -0.552  ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; -2.117  ; -2.512  ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; -2.853  ; -3.254  ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 5.185 ; 5.208 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 5.937 ; 5.985 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 5.088 ; 5.109 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 5.810 ; 5.855 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                       ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; 102.25 MHz  ; 102.25 MHz      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 270.27 MHz  ; 250.0 MHz       ; i_CLK                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1960.78 MHz ; 250.0 MHz       ; i_BT_A                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -6.803 ; -243.416      ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -2.041 ; -2.041        ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.387 ; -1.387        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.288 ; -1.288        ;
; i_CLK                                                            ; -0.746 ; -2.857        ;
; i_BT_A                                                           ; 0.245  ; 0.000         ;
; i_RST                                                            ; 0.859  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_RST                                                            ; -2.101 ; -20.105       ;
; i_CLK                                                            ; -1.657 ; -2.464        ;
; i_BT_A                                                           ; -0.706 ; -1.410        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.312  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.837  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.975  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 1.618  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -5.715 ; -272.859      ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.481 ; -1.481        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -1.470 ; -1.470        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.430 ; -1.430        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; -0.110 ; -0.150        ;
; i_CLK                                                            ; -0.003 ; -0.010        ;
; i_BT_A                                                           ; 0.130  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                      ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                           ; -0.757 ; -1.499        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; -0.246 ; -1.922        ;
; i_CLK                                                            ; -0.067 ; -0.101        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 1.048  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 1.091  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 1.182  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 1.183  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+------------------------------------------------------------------+----------+---------------+
; Clock                                                            ; Slack    ; End Point TNS ;
+------------------------------------------------------------------+----------+---------------+
; i_RST                                                            ; -3.000   ; -27.103       ;
; i_BT_A                                                           ; -3.000   ; -3.000        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.426    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.427    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0.428    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0.485    ; 0.000         ;
; i_CLK                                                            ; 9.638    ; 0.000         ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.753 ; 0.000         ;
+------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -6.803 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|o_CTRL_P2S          ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.531     ; 7.060      ;
; -6.410 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.036      ; 6.714      ;
; -6.078 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.439     ; 0.907      ;
; -5.986 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.036      ; 6.790      ;
; -5.969 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.441     ; 0.796      ;
; -5.967 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.795      ;
; -5.967 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.795      ;
; -5.964 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.437     ; 0.795      ;
; -5.956 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.784      ;
; -5.930 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.758      ;
; -5.924 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.423     ; 0.769      ;
; -5.843 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.441     ; 0.670      ;
; -5.841 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.437     ; 0.672      ;
; -5.828 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.436     ; 0.660      ;
; -5.827 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.423     ; 0.672      ;
; -5.813 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.441     ; 0.640      ;
; -5.803 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.436     ; 0.635      ;
; -5.793 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.439     ; 0.622      ;
; -5.791 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.441     ; 0.618      ;
; -5.778 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[12]           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.425     ; 0.621      ;
; -5.673 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.501      ;
; -5.672 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.440     ; 0.500      ;
; -5.659 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.425     ; 0.502      ;
; -5.594 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[29]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 6.176      ;
; -5.586 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[31]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 6.168      ;
; -5.455 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[30]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 6.037      ;
; -5.385 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[27]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.967      ;
; -5.368 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[28]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.950      ;
; -5.296 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[24]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.878      ;
; -5.283 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[25]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.865      ;
; -5.268 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[26]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.850      ;
; -5.254 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[13]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.827      ;
; -5.201 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.830      ;
; -5.200 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[14]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.782      ;
; -5.193 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.822      ;
; -5.181 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[23]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.763      ;
; -5.129 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[18]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.711      ;
; -5.128 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[19]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.710      ;
; -5.108 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.756      ;
; -5.106 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[21]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.688      ;
; -5.105 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.753      ;
; -5.101 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.749      ;
; -5.091 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.739      ;
; -5.088 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.736      ;
; -5.076 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[17]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.658      ;
; -5.075 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[12]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.657      ;
; -5.075 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[15]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.657      ;
; -5.064 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[22]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.646      ;
; -5.062 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.691      ;
; -5.020 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[16]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.602      ;
; -5.013 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[11]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.595      ;
; -4.992 ; i_RST                                ; P2S:U_P2S|cont[27]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.621      ;
; -4.975 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.604      ;
; -4.959 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[10]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.532      ;
; -4.930 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[20]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.512      ;
; -4.919 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[9]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.501      ;
; -4.903 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.532      ;
; -4.890 ; i_RST                                ; P2S:U_P2S|cont[25]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.519      ;
; -4.880 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.528      ;
; -4.875 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.504      ;
; -4.861 ; i_RST                                ; P2S:U_P2S|cont[13]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 5.481      ;
; -4.853 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.501      ;
; -4.831 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[7]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.413      ;
; -4.810 ; i_RST                                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 5.458      ;
; -4.807 ; i_RST                                ; P2S:U_P2S|cont[14]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.436      ;
; -4.788 ; i_RST                                ; P2S:U_P2S|cont[23]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.417      ;
; -4.785 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[8]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.367      ;
; -4.777 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.350      ;
; -4.736 ; i_RST                                ; P2S:U_P2S|cont[18]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.365      ;
; -4.735 ; i_RST                                ; P2S:U_P2S|cont[19]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.364      ;
; -4.730 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.878      ;
; -4.724 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.872      ;
; -4.722 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.870      ;
; -4.713 ; i_RST                                ; P2S:U_P2S|cont[21]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.342      ;
; -4.706 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.854      ;
; -4.701 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.849      ;
; -4.686 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[5]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.268      ;
; -4.683 ; i_RST                                ; P2S:U_P2S|cont[17]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.312      ;
; -4.682 ; i_RST                                ; P2S:U_P2S|cont[15]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.311      ;
; -4.682 ; i_RST                                ; P2S:U_P2S|cont[12]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.311      ;
; -4.671 ; i_RST                                ; P2S:U_P2S|cont[22]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.300      ;
; -4.670 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[6]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.252      ;
; -4.648 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[3]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.221      ;
; -4.644 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.773      ;
; -4.642 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.771      ;
; -4.629 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.382      ; 5.279      ;
; -4.627 ; i_RST                                ; P2S:U_P2S|cont[16]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.256      ;
; -4.620 ; i_RST                                ; P2S:U_P2S|cont[11]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.249      ;
; -4.606 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.735      ;
; -4.566 ; i_RST                                ; P2S:U_P2S|cont[10]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 5.186      ;
; -4.560 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.689      ;
; -4.558 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[4]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.206     ; 5.140      ;
; -4.557 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[2]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.130      ;
; -4.537 ; i_RST                                ; P2S:U_P2S|cont[20]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.166      ;
; -4.526 ; i_RST                                ; P2S:U_P2S|cont[9]             ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.155      ;
; -4.501 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.649      ;
; -4.481 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[0]~_emulated   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 5.054      ;
; -4.471 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 5.619      ;
; -4.467 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.596      ;
; -4.462 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.591      ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                      ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.041 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.167        ; 0.155      ; 1.455      ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                          ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.387 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.167        ; 0.146      ; 0.782      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                      ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.288 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.167        ; 0.195      ; 0.705      ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.746 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.308      ; 3.529      ;
; -0.697 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.308      ; 3.480      ;
; -0.570 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.305      ; 3.350      ;
; -0.498 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.305      ; 3.278      ;
; -0.368 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.305      ; 3.348      ;
; -0.281 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 2.576      ; 3.332      ;
; -0.272 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.305      ; 3.252      ;
; -0.255 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.305      ; 3.225      ;
; -0.213 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.308      ; 3.196      ;
; -0.212 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.305      ; 3.192      ;
; -0.143 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.308      ; 3.126      ;
; -0.133 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.305      ; 3.113      ;
; -0.122 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.308      ; 3.405      ;
; -0.117 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.308      ; 3.100      ;
; -0.116 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.308      ; 3.099      ;
; -0.107 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.305      ; 3.087      ;
; -0.088 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.308      ; 3.071      ;
; -0.085 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.308      ; 3.058      ;
; -0.057 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.308      ; 3.040      ;
; -0.041 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.308      ; 3.324      ;
; -0.033 ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 2.144      ; 2.652      ;
; -0.033 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.305      ; 3.313      ;
; -0.032 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 2.146      ; 2.653      ;
; -0.018 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.305      ; 2.998      ;
; -0.006 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.308      ; 2.979      ;
; 0.000  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.305      ; 2.970      ;
; 0.058  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.305      ; 3.222      ;
; 0.132  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.305      ; 3.348      ;
; 0.166  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 2.576      ; 3.085      ;
; 0.183  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 2.576      ; 3.068      ;
; 0.227  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.305      ; 3.243      ;
; 0.229  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.305      ; 3.251      ;
; 0.274  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.305      ; 3.206      ;
; 0.306  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 2.576      ; 3.245      ;
; 0.311  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 2.576      ; 2.930      ;
; 0.315  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.308      ; 3.168      ;
; 0.339  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 2.576      ; 2.912      ;
; 0.384  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.305      ; 3.096      ;
; 0.387  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.305      ; 3.093      ;
; 0.410  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.308      ; 3.063      ;
; 0.412  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.308      ; 3.071      ;
; 0.428  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.308      ; 3.055      ;
; 0.455  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.308      ; 3.028      ;
; 0.457  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.308      ; 3.026      ;
; 0.482  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.305      ; 2.988      ;
; 0.492  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.308      ; 2.991      ;
; 0.493  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.308      ; 2.980      ;
; 0.529  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.305      ; 2.951      ;
; 0.550  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 2.146      ; 2.571      ;
; 0.618  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 2.144      ; 2.501      ;
; 0.724  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 2.576      ; 3.027      ;
; 0.736  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 2.576      ; 3.015      ;
; 0.810  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 2.576      ; 2.931      ;
; 0.878  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 2.576      ; 2.873      ;
; 5.961  ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.415      ; 2.036      ;
; 5.994  ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.751      ; 2.339      ;
; 6.022  ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.415      ; 1.975      ;
; 6.695  ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.754      ; 1.641      ;
; 14.322 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.919      ; 4.179      ;
; 14.325 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.916      ; 4.173      ;
; 14.403 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.919      ; 4.098      ;
; 14.420 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.916      ; 4.078      ;
; 15.169 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.913      ; 3.326      ;
; 15.198 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.910      ; 3.294      ;
; 15.250 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.913      ; 3.245      ;
; 15.267 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.910      ; 3.225      ;
; 15.443 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.905      ; 3.044      ;
; 15.501 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.908      ; 2.989      ;
; 15.534 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.905      ; 2.953      ;
; 15.540 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.908      ; 2.950      ;
; 15.778 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 2.176      ; 2.980      ;
; 16.300 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.355     ; 3.340      ;
; 16.483 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.352     ; 3.160      ;
; 16.555 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.355     ; 3.085      ;
; 16.574 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.352     ; 3.069      ;
; 16.941 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.034     ; 3.020      ;
; 21.012 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 4.719      ; 3.712      ;
; 21.069 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 4.719      ; 3.655      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_BT_A'                                                                                               ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.245 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.229      ; 2.794      ;
; 0.307 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.230      ; 2.851      ;
; 0.824 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.229      ; 2.715      ;
; 0.942 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.230      ; 2.716      ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_RST'                                                                                                                                         ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.859 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 1.000        ; 1.367      ; 0.784      ;
; 0.969 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 1.000        ; 1.370      ; 0.815      ;
; 0.988 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.485      ; 1.289      ;
; 1.016 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.484      ; 1.271      ;
; 1.073 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.483      ; 1.198      ;
; 1.073 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.481      ; 1.193      ;
; 1.083 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.485      ; 1.189      ;
; 1.113 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.487      ; 1.292      ;
; 1.115 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.484      ; 1.286      ;
; 1.122 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.486      ; 1.282      ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_RST'                                                                                                                                           ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.101 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.673      ; 1.102      ;
; -2.087 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.671      ; 1.114      ;
; -2.058 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.669      ; 1.141      ;
; -2.045 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.674      ; 1.159      ;
; -2.025 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.675      ; 1.180      ;
; -2.017 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.673      ; 1.186      ;
; -2.007 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.673      ; 1.196      ;
; -1.993 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.673      ; 1.210      ;
; -1.900 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 0.000        ; 2.575      ; 0.715      ;
; -1.872 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 0.000        ; 2.578      ; 0.746      ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.657 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.011      ; 3.508      ;
; -1.603 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.011      ; 3.562      ;
; -0.408 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.660      ; 2.596      ;
; -0.291 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.660      ; 2.723      ;
; -0.274 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.660      ; 2.730      ;
; -0.224 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.660      ; 2.780      ;
; -0.215 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.378      ; 2.517      ;
; -0.141 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.378      ; 2.581      ;
; -0.091 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.378      ; 2.631      ;
; -0.074 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.381      ; 2.651      ;
; -0.074 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.378      ; 2.648      ;
; -0.065 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.378      ; 2.667      ;
; -0.038 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.378      ; 2.684      ;
; -0.033 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.381      ; 2.702      ;
; -0.032 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.378      ; 2.690      ;
; -0.024 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 2.381      ; 2.701      ;
; -0.003 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 2.219      ; 2.400      ;
; 0.003  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.378      ; 2.725      ;
; 0.014  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 2.381      ; 2.749      ;
; 0.023  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 2.217      ; 2.424      ;
; 0.029  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.381      ; 2.754      ;
; 0.060  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.381      ; 2.785      ;
; 0.087  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 2.381      ; 2.812      ;
; 0.109  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 2.381      ; 2.834      ;
; 0.126  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.660      ; 2.630      ;
; 0.245  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.660      ; 2.759      ;
; 0.251  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.660      ; 2.755      ;
; 0.261  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.378      ; 2.493      ;
; 0.279  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.660      ; 3.123      ;
; 0.303  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.660      ; 2.807      ;
; 0.333  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 0.000        ; 0.034      ; 0.511      ;
; 0.399  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.378      ; 2.621      ;
; 0.424  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.378      ; 2.656      ;
; 0.431  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.381      ; 2.666      ;
; 0.443  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.378      ; 2.665      ;
; 0.460  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.381      ; 2.685      ;
; 0.464  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.378      ; 3.026      ;
; 0.480  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.378      ; 3.042      ;
; 0.481  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.378      ; 2.703      ;
; 0.492  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 2.381      ; 2.717      ;
; 0.507  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.378      ; 2.729      ;
; 0.509  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 2.381      ; 2.744      ;
; 0.533  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.378      ; 2.755      ;
; 0.544  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.378      ; 2.766      ;
; 0.548  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.381      ; 3.113      ;
; 0.574  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.381      ; 2.799      ;
; 0.584  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 2.381      ; 2.809      ;
; 0.587  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.381      ; 2.812      ;
; 0.609  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 2.219      ; 2.512      ;
; 0.613  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 2.381      ; 2.838      ;
; 0.676  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 2.217      ; 2.577      ;
; 0.728  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 2.381      ; 3.293      ;
; 0.877  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.660      ; 3.221      ;
; 1.052  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.378      ; 3.114      ;
; 1.126  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.378      ; 3.188      ;
; 1.166  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.381      ; 3.231      ;
; 1.355  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 2.381      ; 3.420      ;
; 2.426  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.198     ; 2.372      ;
; 2.596  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.195     ; 2.545      ;
; 2.663  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.195     ; 2.612      ;
; 2.739  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.198     ; 2.685      ;
; 3.103  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.342      ; 2.326      ;
; 3.147  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.334      ; 2.362      ;
; 3.333  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.613      ; 2.827      ;
; 3.377  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.331      ; 2.589      ;
; 3.477  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.331      ; 2.689      ;
; 3.547  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.334      ; 2.762      ;
; 3.620  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.339      ; 2.840      ;
; 3.651  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.336      ; 2.868      ;
; 3.657  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.336      ; 2.874      ;
; 3.880  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.339      ; 3.100      ;
; 4.463  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.342      ; 3.686      ;
; 4.547  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.345      ; 3.773      ;
; 4.697  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 2.345      ; 3.923      ;
; 12.406 ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.180      ; 1.467      ;
; 13.051 ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 2.177      ; 2.109      ;
; 13.066 ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.854      ; 1.801      ;
; 13.112 ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.854      ; 1.847      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_BT_A'                                                                                                 ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.706 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.337      ; 2.631      ;
; -0.704 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.338      ; 2.634      ;
; -0.144 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.337      ; 2.713      ;
; -0.096 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.338      ; 2.762      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; P2S:U_P2S|o_CTRL_P2S                     ; P2S:U_P2S|o_CTRL_P2S                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; START_FRAME:U_START_FRAME|o_CTRL_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.340 ; P2S:U_P2S|w_REG[13]                      ; P2S:U_P2S|w_REG[14]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.358 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.144      ; 0.569      ;
; 0.406 ; P2S:U_P2S|w_REG[11]~_emulated            ; P2S:U_P2S|w_REG[12]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.619      ;
; 0.466 ; P2S:U_P2S|w_REG[14]                      ; P2S:U_P2S|w_REG[15]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; P2S:U_P2S|w_REG[15]                      ; P2S:U_P2S|o_SDA~reg0                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.624 ; P2S:U_P2S|w_REG[8]~_emulated             ; P2S:U_P2S|w_REG[9]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.837      ;
; 0.669 ; P2S:U_P2S|w_REG[3]~_emulated             ; P2S:U_P2S|w_REG[4]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.882      ;
; 0.681 ; P2S:U_P2S|w_REG[12]                      ; P2S:U_P2S|w_REG[13]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.285     ; 0.540      ;
; 0.702 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.912      ;
; 0.757 ; P2S:U_P2S|w_REG[7]~_emulated             ; P2S:U_P2S|w_REG[8]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.970      ;
; 0.757 ; P2S:U_P2S|w_REG[5]~_emulated             ; P2S:U_P2S|w_REG[6]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.970      ;
; 0.768 ; P2S:U_P2S|w_REG[1]~_emulated             ; P2S:U_P2S|w_REG[2]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.981      ;
; 0.769 ; P2S:U_P2S|w_REG[10]~_emulated            ; P2S:U_P2S|w_REG[11]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.982      ;
; 0.868 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[8]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.118      ;
; 0.869 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[9]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.119      ;
; 0.870 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.120      ;
; 0.877 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[6]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.127      ;
; 0.879 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.129      ;
; 0.880 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[7]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.130      ;
; 0.882 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[11]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.132      ;
; 0.883 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[17]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.133      ;
; 0.897 ; P2S:U_P2S|w_REG[6]~_emulated             ; P2S:U_P2S|w_REG[7]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.110      ;
; 0.898 ; P2S:U_P2S|w_REG[4]~_emulated             ; P2S:U_P2S|w_REG[5]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.111      ;
; 0.913 ; P2S:U_P2S|w_REG[9]                       ; P2S:U_P2S|w_REG[10]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.128      ;
; 0.942 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[12]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.192      ;
; 0.942 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[19]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.192      ;
; 0.945 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[16]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.195      ;
; 0.946 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[15]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.196      ;
; 0.951 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[14]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.201      ;
; 0.953 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[18]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.203      ;
; 0.957 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[24]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.207      ;
; 0.958 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[29]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.208      ;
; 1.059 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.271      ;
; 1.074 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.286      ;
; 1.077 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.289      ;
; 1.080 ; P2S:U_P2S|w_REG[2]~_emulated             ; P2S:U_P2S|w_REG[3]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.293      ;
; 1.080 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.292      ;
; 1.096 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.308      ;
; 1.096 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.308      ;
; 1.097 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.224     ; 1.017      ;
; 1.101 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.313      ;
; 1.117 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.205      ; 1.389      ;
; 1.119 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[30]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.369      ;
; 1.120 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[21]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.370      ;
; 1.120 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[23]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.370      ;
; 1.120 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[28]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.370      ;
; 1.121 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[22]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.371      ;
; 1.121 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[25]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.371      ;
; 1.122 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[20]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.372      ;
; 1.122 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[27]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.372      ;
; 1.122 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[31]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.372      ;
; 1.124 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[26]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 1.374      ;
; 1.170 ; P2S:U_P2S|cont[31]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.382      ;
; 1.180 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.392      ;
; 1.197 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[24]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.409      ;
; 1.224 ; P2S:U_P2S|cont[23]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.436      ;
; 1.235 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[1]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 1.476      ;
; 1.236 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[3]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 1.477      ;
; 1.292 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[2]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 1.533      ;
; 1.296 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[10]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 1.537      ;
; 1.297 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[13]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 1.538      ;
; 1.307 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.519      ;
; 1.308 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.520      ;
; 1.311 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[19]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.523      ;
; 1.313 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.525      ;
; 1.322 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.534      ;
; 1.331 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.543      ;
; 1.336 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.548      ;
; 1.337 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.549      ;
; 1.340 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.552      ;
; 1.343 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.555      ;
; 1.344 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.685      ; 2.116      ;
; 1.349 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.561      ;
; 1.353 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.565      ;
; 1.355 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.567      ;
; 1.365 ; P2S:U_P2S|cont[22]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.577      ;
; 1.379 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.591      ;
; 1.380 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.205      ; 1.652      ;
; 1.392 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.604      ;
; 1.392 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.604      ;
; 1.392 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.604      ;
; 1.395 ; P2S:U_P2S|cont[17]                       ; P2S:U_P2S|cont[17]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.607      ;
; 1.405 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.617      ;
; 1.407 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.619      ;
; 1.421 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.633      ;
; 1.424 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.636      ;
; 1.434 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.646      ;
; 1.436 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.648      ;
; 1.438 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.650      ;
; 1.439 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.651      ;
; 1.447 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.659      ;
; 1.457 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|o_CTRL_P2S                     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.155     ; 1.369      ;
; 1.458 ; P2S:U_P2S|cont[16]                       ; P2S:U_P2S|cont[16]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.670      ;
; 1.461 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|o_SDA~en                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.152     ; 1.376      ;
; 1.465 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[18]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.677      ;
; 1.486 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.698      ;
; 1.494 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.706      ;
; 1.499 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.711      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                      ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.837 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.833       ; 0.572      ; 0.636      ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                          ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.975 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.833       ; 0.521      ; 0.723      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                      ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.618 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.833       ; 0.531      ; 1.376      ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -5.715 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.042      ; 6.025      ;
; -5.715 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.042      ; 6.025      ;
; -5.715 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.042      ; 6.025      ;
; -5.715 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.042      ; 6.025      ;
; -5.481 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 6.101      ;
; -5.481 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 6.101      ;
; -5.481 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 6.101      ;
; -5.481 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 6.101      ;
; -5.481 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 6.101      ;
; -5.375 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.382      ; 6.025      ;
; -5.375 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.382      ; 6.025      ;
; -5.375 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.382      ; 6.025      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.373 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.380      ; 6.021      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.345 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.974      ;
; -5.291 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 5.911      ;
; -5.285 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.042      ; 6.095      ;
; -5.285 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.042      ; 6.095      ;
; -5.285 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.042      ; 6.095      ;
; -5.285 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.042      ; 6.095      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.200 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.361      ; 5.829      ;
; -5.083 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.203      ;
; -5.083 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.203      ;
; -5.083 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.203      ;
; -5.083 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.203      ;
; -5.083 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.203      ;
; -4.945 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.382      ; 6.095      ;
; -4.945 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.382      ; 6.095      ;
; -4.945 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.382      ; 6.095      ;
; -4.943 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.091      ;
; -4.943 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.091      ;
; -4.943 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.091      ;
; -4.943 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.091      ;
; -4.943 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.091      ;
; -4.942 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.090      ;
; -4.942 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.090      ;
; -4.942 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.090      ;
; -4.942 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.380      ; 6.090      ;
; -4.936 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 6.056      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.934 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 6.063      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -4.767 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.361      ; 5.896      ;
; -3.216 ; i_RST                                ; START_FRAME:U_START_FRAME|o_CTRL_START ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.042      ; 3.526      ;
; -2.975 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 3.548      ;
; -2.975 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[2]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 3.548      ;
; -2.975 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[3]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.215     ; 3.548      ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                      ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.481 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.500        ; 0.541      ; 1.674      ;
; -1.112 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 1.000        ; 0.541      ; 1.805      ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                    ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -1.470 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.544      ; 1.676      ;
; -1.102 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.544      ; 1.808      ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.430 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.595      ; 1.650      ;
; -1.050 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.595      ; 1.770      ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.110 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.146      ; 1.943      ;
; -0.012 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.146      ; 1.955      ;
; -0.011 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.145      ; 1.954      ;
; -0.011 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.146      ; 1.952      ;
; -0.006 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.147      ; 1.955      ;
; 0.005  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.148      ; 1.939      ;
; 0.006  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.147      ; 1.940      ;
; 0.007  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.148      ; 1.939      ;
; 0.258  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.146      ; 2.075      ;
; 0.361  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.146      ; 2.080      ;
; 0.366  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.146      ; 2.077      ;
; 0.368  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.147      ; 2.081      ;
; 0.368  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.145      ; 2.075      ;
; 0.369  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.147      ; 2.077      ;
; 0.370  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.148      ; 2.074      ;
; 0.374  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.148      ; 2.072      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLK'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.003 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.500        ; 2.305      ; 2.783      ;
; -0.003 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.500        ; 2.305      ; 2.783      ;
; -0.002 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.500        ; 2.308      ; 2.785      ;
; -0.002 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.500        ; 2.308      ; 2.785      ;
; 0.011  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.500        ; 2.576      ; 3.040      ;
; 0.592  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 1.000        ; 2.308      ; 2.691      ;
; 0.592  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 1.000        ; 2.308      ; 2.691      ;
; 0.612  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 1.000        ; 2.305      ; 2.668      ;
; 0.612  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 1.000        ; 2.305      ; 2.668      ;
; 0.641  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 1.000        ; 2.576      ; 2.910      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_BT_A'                                                                                            ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 3.229      ; 2.889      ;
; 0.247 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 3.230      ; 2.891      ;
; 0.766 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 3.229      ; 2.753      ;
; 0.884 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 3.230      ; 2.754      ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_BT_A'                                                                                              ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.757 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 3.337      ; 2.620      ;
; -0.742 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 3.338      ; 2.636      ;
; -0.129 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 3.338      ; 2.749      ;
; -0.107 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 3.337      ; 2.770      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.246 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.236      ; 2.020      ;
; -0.244 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.236      ; 2.022      ;
; -0.241 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.234      ; 2.023      ;
; -0.240 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.235      ; 2.025      ;
; -0.240 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.233      ; 2.023      ;
; -0.239 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.234      ; 2.025      ;
; -0.236 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.235      ; 2.029      ;
; -0.236 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.234      ; 2.028      ;
; 0.118  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.236      ; 1.884      ;
; 0.119  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.236      ; 1.885      ;
; 0.121  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.235      ; 1.886      ;
; 0.124  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.234      ; 1.888      ;
; 0.133  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.234      ; 1.897      ;
; 0.135  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.235      ; 1.900      ;
; 0.136  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.233      ; 1.899      ;
; 0.136  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.234      ; 1.900      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLK'                                                                                                 ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.067 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.000        ; 2.660      ; 2.777      ;
; -0.017 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.000        ; 2.378      ; 2.545      ;
; -0.017 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.000        ; 2.378      ; 2.545      ;
; 0.002  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.000        ; 2.381      ; 2.567      ;
; 0.002  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.000        ; 2.381      ; 2.567      ;
; 0.573  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; -0.500       ; 2.660      ; 2.917      ;
; 0.607  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; -0.500       ; 2.381      ; 2.672      ;
; 0.607  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; -0.500       ; 2.381      ; 2.672      ;
; 0.608  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; -0.500       ; 2.378      ; 2.670      ;
; 0.608  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; -0.500       ; 2.378      ; 2.670      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.048 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.136      ; 1.251      ;
; 1.048 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.136      ; 1.251      ;
; 1.115 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.144      ; 1.326      ;
; 1.259 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.180      ;
; 1.379 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.195     ; 1.251      ;
; 1.432 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.731      ; 2.250      ;
; 1.432 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.731      ; 2.250      ;
; 1.763 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.400      ; 2.250      ;
; 1.817 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.731      ; 2.135      ;
; 1.817 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.731      ; 2.135      ;
; 1.863 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.073      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.880 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.694      ;
; 1.954 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.685      ; 2.726      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.040 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.727      ; 2.854      ;
; 2.148 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.400      ; 2.135      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[1]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[2]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[3]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[4]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[5]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[6]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[7]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[8]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.153 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[9]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.203      ; 2.423      ;
; 2.156 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[10]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.205      ; 2.428      ;
; 2.156 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.205      ; 2.428      ;
; 2.156 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.205      ; 2.428      ;
; 2.183 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 2.988      ;
; 2.183 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 2.988      ;
; 2.183 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 2.988      ;
; 2.183 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 2.988      ;
; 2.183 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 2.988      ;
; 2.191 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.392      ; 2.670      ;
; 2.228 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 3.033      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.299 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.613      ;
; 2.339 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.685      ; 2.611      ;
; 2.366 ; i_RST                                    ; P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.389      ; 2.842      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.438 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.727      ; 2.752      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[13]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.149     ; 2.428      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[14]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.149     ; 2.428      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[15]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.149     ; 2.428      ;
; 2.510 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|o_SDA~reg0                     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.149     ; 2.428      ;
; 2.566 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.392      ; 2.545      ;
; 2.569 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.874      ;
; 2.569 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.874      ;
; 2.569 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.874      ;
; 2.569 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.874      ;
; 2.569 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.874      ;
; 2.638 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.718      ; 2.943      ;
; 2.769 ; i_RST                                    ; P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.389      ; 2.745      ;
; 2.843 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 3.093      ;
; 2.843 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.183      ; 3.093      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.091 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.619      ; 1.730      ;
; 1.469 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.619      ; 1.608      ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                    ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.182 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.567      ; 1.769      ;
; 1.547 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.567      ; 1.634      ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                      ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.183 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.000        ; 0.563      ; 1.766      ;
; 1.549 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.500       ; 0.563      ; 1.632      ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_RST'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                              ;
; -0.641 ; -0.641       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; -0.641 ; -0.641       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; -0.623 ; -0.623       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; -0.620 ; -0.620       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; -0.620 ; -0.620       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; -0.617 ; -0.617       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; -0.617 ; -0.617       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; -0.614 ; -0.614       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; -0.614 ; -0.614       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; -0.614 ; -0.614       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; -0.614 ; -0.614       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; -0.613 ; -0.613       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; -0.613 ; -0.613       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; -0.613 ; -0.613       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; -0.613 ; -0.613       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; -0.434 ; -0.434       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; -0.433 ; -0.433       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; -0.430 ; -0.430       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; -0.430 ; -0.430       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; -0.427 ; -0.427       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; -0.427 ; -0.427       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; -0.424 ; -0.424       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; -0.411 ; -0.411       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; -0.411 ; -0.411       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; -0.411 ; -0.411       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; -0.408 ; -0.408       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; -0.408 ; -0.408       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                      ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                   ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.314  ; 0.314        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.657  ; 0.657        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.662  ; 0.662        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.662  ; 0.662        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.663  ; 0.663        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.663  ; 0.663        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.685  ; 0.685        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.685  ; 0.685        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; 9.638  ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 9.638  ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 9.638  ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 9.638  ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 9.665  ; 9.881        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.867  ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 9.920  ; 10.136       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 9.932  ; 10.116       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 9.961  ; 10.145       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 9.961  ; 10.145       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 9.961  ; 10.145       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 9.961  ; 10.145       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.131 ; 10.131       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; 4999.753 ; 4999.969     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.759 ; 4999.975     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.759 ; 4999.975     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.784 ; 4999.968     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.793 ; 4999.977     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[9]                       ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.794 ; 4999.978     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[17]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[17]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[18]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[18]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[19]                       ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[19]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[28]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[29]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[30]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[31]                       ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[4]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[4]                        ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[5]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[5]                        ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[6]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[6]                        ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[7]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[7]                        ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[8]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[8]                        ;
; 4999.799 ; 5000.015     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[9]                        ;
; 4999.799 ; 4999.983     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[9]                        ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[28]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[29]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[30]                       ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[31]                       ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.805 ; 5000.021     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.806 ; 5000.022     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.413    ; 2.742    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.693    ; 2.034    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.413    ; 2.742    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.120    ; 2.460    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.122    ; 2.451    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.894    ; 2.227    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.656    ; 2.008    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.030    ; 2.382    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.704    ; 2.049    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; -166.670 ; -166.594 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.156    ; 0.235    ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; 1.668    ; 2.027    ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.410    ; 0.493    ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 1.082    ; 1.206    ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; 3.106    ; 3.415    ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; 3.634    ; 3.923    ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.783  ; -1.117  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.821  ; -1.145  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.511  ; -1.823  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.230  ; -1.552  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.230  ; -1.542  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.015  ; -1.332  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.783  ; -1.117  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -1.035  ; -1.369  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.830  ; -1.158  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; 172.191 ; 172.046 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.706   ; 0.624   ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; -0.686  ; -1.035  ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; -0.037  ; -0.149  ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; -0.319  ; -0.417  ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; -1.774  ; -2.054  ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; -2.445  ; -2.739  ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 4.948 ; 4.953 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 5.637 ; 5.627 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 4.861 ; 4.866 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 5.524 ; 5.513 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -4.121 ; -145.568      ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -1.236 ; -1.236        ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -0.767 ; -0.767        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -0.684 ; -0.684        ;
; i_CLK                                                            ; -0.178 ; -0.580        ;
; i_BT_A                                                           ; 0.051  ; 0.000         ;
; i_RST                                                            ; 0.597  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLK                                                            ; -1.184 ; -3.745        ;
; i_RST                                                            ; -1.143 ; -9.857        ;
; i_BT_A                                                           ; -0.591 ; -1.115        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.185  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.684  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.791  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 1.204  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -3.528 ; -166.587      ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -0.661 ; -0.661        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -0.656 ; -0.656        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -0.596 ; -0.596        ;
; i_BT_A                                                           ; -0.040 ; -0.040        ;
; i_CLK                                                            ; 0.108  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0.309  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                      ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                           ; -0.622 ; -1.237        ;
; i_CLK                                                            ; -0.465 ; -2.220        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; -0.012 ; -0.040        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.752  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.909  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.988  ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0.990  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+------------------------------------------------------------------+----------+---------------+
; Clock                                                            ; Slack    ; End Point TNS ;
+------------------------------------------------------------------+----------+---------------+
; i_RST                                                            ; -3.000   ; -17.968       ;
; i_BT_A                                                           ; -3.000   ; -3.000        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0.421    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0.449    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0.450    ; 0.000         ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0.451    ; 0.000         ;
; i_CLK                                                            ; 9.400    ; 0.000         ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.740 ; 0.000         ;
+------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -4.121 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|o_CTRL_P2S          ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.407     ; 4.494      ;
; -3.841 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.053     ; 4.548      ;
; -3.825 ; i_RST                                ; P2S:U_P2S|o_CTRL_P2S          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.053     ; 4.032      ;
; -3.681 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.382     ; 0.559      ;
; -3.619 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.381     ; 0.498      ;
; -3.609 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.385     ; 0.484      ;
; -3.607 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.384     ; 0.483      ;
; -3.607 ; P2S:U_P2S|w_REG[2]~49                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.384     ; 0.483      ;
; -3.607 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.383     ; 0.484      ;
; -3.605 ; P2S:U_P2S|w_REG[5]~37                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.383     ; 0.482      ;
; -3.594 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.373     ; 0.481      ;
; -3.535 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.385     ; 0.410      ;
; -3.529 ; P2S:U_P2S|w_REG[6]~33                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.381     ; 0.408      ;
; -3.528 ; P2S:U_P2S|w_REG[1]~53                ; P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.385     ; 0.403      ;
; -3.525 ; P2S:U_P2S|w_REG[10]~21               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.373     ; 0.412      ;
; -3.524 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.380     ; 0.404      ;
; -3.521 ; P2S:U_P2S|w_REG[4]~41                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.380     ; 0.401      ;
; -3.514 ; P2S:U_P2S|w_REG[3]~45                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.382     ; 0.392      ;
; -3.512 ; P2S:U_P2S|w_REG[7]~29                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.385     ; 0.387      ;
; -3.505 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[12]           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.374     ; 0.391      ;
; -3.434 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.384     ; 0.310      ;
; -3.431 ; P2S:U_P2S|w_REG[8]~25                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.384     ; 0.307      ;
; -3.425 ; P2S:U_P2S|w_REG[11]~17               ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.374     ; 0.311      ;
; -3.349 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[29]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.940      ;
; -3.337 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[30]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.928      ;
; -3.337 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[31]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.928      ;
; -3.277 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[28]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.868      ;
; -3.217 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[24]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.808      ;
; -3.210 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[26]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.801      ;
; -3.199 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[27]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.790      ;
; -3.145 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[14]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.736      ;
; -3.131 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[25]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.722      ;
; -3.118 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.543      ;
; -3.111 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[13]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.196     ; 3.695      ;
; -3.106 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.531      ;
; -3.103 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[18]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.694      ;
; -3.075 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[12]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.666      ;
; -3.071 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[22]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.662      ;
; -3.069 ; i_RST                                ; P2S:U_P2S|cont[29]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.994      ;
; -3.068 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.004      ;
; -3.061 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.997      ;
; -3.061 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.997      ;
; -3.058 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[23]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.649      ;
; -3.057 ; i_RST                                ; P2S:U_P2S|cont[31]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.982      ;
; -3.057 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.982      ;
; -3.057 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.993      ;
; -3.056 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.492      ;
; -3.050 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.986      ;
; -3.049 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.485      ;
; -3.048 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.484      ;
; -3.046 ; i_RST                                ; P2S:U_P2S|cont[30]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.471      ;
; -3.046 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.482      ;
; -3.041 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.477      ;
; -3.023 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[16]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.614      ;
; -3.012 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[21]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.603      ;
; -3.008 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[19]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.599      ;
; -3.004 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[10]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.196     ; 3.588      ;
; -2.997 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.922      ;
; -2.986 ; i_RST                                ; P2S:U_P2S|cont[28]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.411      ;
; -2.983 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[20]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.574      ;
; -2.980 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[15]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.571      ;
; -2.973 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[17]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.564      ;
; -2.968 ; i_RST                                ; P2S:U_P2S|cont[27]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.393      ;
; -2.941 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[11]            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.532      ;
; -2.937 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.862      ;
; -2.930 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.855      ;
; -2.926 ; i_RST                                ; P2S:U_P2S|cont[24]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.351      ;
; -2.919 ; i_RST                                ; P2S:U_P2S|cont[26]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.344      ;
; -2.919 ; i_RST                                ; P2S:U_P2S|cont[27]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.844      ;
; -2.911 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.847      ;
; -2.900 ; i_RST                                ; P2S:U_P2S|cont[25]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.325      ;
; -2.897 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.833      ;
; -2.883 ; i_RST                                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 3.819      ;
; -2.881 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.317      ;
; -2.880 ; i_RST                                ; P2S:U_P2S|cont[13]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.298      ;
; -2.872 ; i_RST                                ; P2S:U_P2S|w_REG[9]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.308      ;
; -2.869 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[9]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.460      ;
; -2.867 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.303      ;
; -2.867 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[8]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.458      ;
; -2.865 ; i_RST                                ; P2S:U_P2S|cont[14]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.790      ;
; -2.854 ; i_RST                                ; P2S:U_P2S|cont[14]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.279      ;
; -2.851 ; i_RST                                ; P2S:U_P2S|cont[25]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.776      ;
; -2.831 ; i_RST                                ; P2S:U_P2S|cont[13]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 3.749      ;
; -2.827 ; i_RST                                ; P2S:U_P2S|cont[23]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.252      ;
; -2.823 ; i_RST                                ; P2S:U_P2S|cont[18]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.748      ;
; -2.812 ; i_RST                                ; P2S:U_P2S|cont[18]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.237      ;
; -2.804 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[7]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.395      ;
; -2.798 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[6]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.189     ; 3.389      ;
; -2.795 ; i_RST                                ; P2S:U_P2S|cont[12]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.720      ;
; -2.791 ; i_RST                                ; P2S:U_P2S|cont[22]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.716      ;
; -2.791 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.196     ; 3.375      ;
; -2.784 ; i_RST                                ; P2S:U_P2S|cont[12]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.209      ;
; -2.781 ; i_RST                                ; P2S:U_P2S|cont[21]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.206      ;
; -2.780 ; i_RST                                ; P2S:U_P2S|cont[22]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.205      ;
; -2.778 ; i_RST                                ; P2S:U_P2S|cont[23]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.703      ;
; -2.777 ; i_RST                                ; P2S:U_P2S|cont[19]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.202      ;
; -2.757 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.177      ; 3.694      ;
; -2.749 ; i_RST                                ; P2S:U_P2S|cont[15]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.174      ;
; -2.743 ; i_RST                                ; P2S:U_P2S|cont[16]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.668      ;
; -2.742 ; i_RST                                ; P2S:U_P2S|cont[17]            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.167      ;
+--------+--------------------------------------+-------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                      ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.236 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.167        ; 0.150      ; 0.953      ;
+--------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                          ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.767 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.167        ; 0.144      ; 0.472      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                      ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.684 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.167        ; 0.203      ; 0.438      ;
+--------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.178 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 1.749      ; 2.394      ;
; -0.146 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 1.749      ; 2.362      ;
; -0.091 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 1.746      ; 2.304      ;
; -0.061 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 1.860      ; 2.388      ;
; -0.039 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 1.356      ; 1.862      ;
; -0.037 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.500        ; 1.746      ; 2.250      ;
; -0.028 ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.500        ; 1.352      ; 1.847      ;
; 0.238  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 1.746      ; 2.100      ;
; 0.274  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 1.746      ; 2.054      ;
; 0.300  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 1.746      ; 2.038      ;
; 0.360  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 1.749      ; 1.981      ;
; 0.376  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 1.746      ; 1.962      ;
; 0.386  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 1.860      ; 2.066      ;
; 0.394  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 1.746      ; 1.944      ;
; 0.407  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 1.746      ; 1.931      ;
; 0.411  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 1.749      ; 1.920      ;
; 0.417  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 1.746      ; 1.921      ;
; 0.419  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 1.749      ; 1.922      ;
; 0.426  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 1.749      ; 1.915      ;
; 0.436  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 1.749      ; 1.895      ;
; 0.437  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.500        ; 1.749      ; 1.904      ;
; 0.453  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 1.746      ; 1.875      ;
; 0.464  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 1.749      ; 1.877      ;
; 0.489  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.500        ; 1.860      ; 1.963      ;
; 0.504  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 1.749      ; 1.837      ;
; 0.525  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.500        ; 1.860      ; 1.917      ;
; 0.605  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.500        ; 1.860      ; 1.847      ;
; 0.689  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 1.749      ; 2.027      ;
; 0.721  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 1.749      ; 1.995      ;
; 0.774  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 1.746      ; 2.064      ;
; 0.785  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 1.746      ; 1.928      ;
; 0.821  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 1.356      ; 1.502      ;
; 0.834  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 1.746      ; 2.004      ;
; 0.835  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 1.746      ; 1.993      ;
; 0.855  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 1.000        ; 1.352      ; 1.464      ;
; 0.855  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 1.746      ; 1.858      ;
; 0.857  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 1.746      ; 1.981      ;
; 0.911  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 1.749      ; 1.930      ;
; 0.953  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 1.746      ; 1.885      ;
; 0.962  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 1.000        ; 1.860      ; 1.865      ;
; 0.971  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 1.749      ; 1.870      ;
; 0.972  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 1.749      ; 1.859      ;
; 0.975  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 1.749      ; 1.866      ;
; 0.976  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 1.749      ; 1.865      ;
; 0.981  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 1.746      ; 1.857      ;
; 0.994  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 1.749      ; 1.847      ;
; 1.005  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 1.749      ; 1.836      ;
; 1.014  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 1.746      ; 1.814      ;
; 1.025  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 1.000        ; 1.860      ; 1.927      ;
; 1.036  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 1.749      ; 1.795      ;
; 1.036  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 1.746      ; 1.802      ;
; 1.085  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 1.000        ; 1.860      ; 1.867      ;
; 1.086  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 1.000        ; 1.860      ; 1.856      ;
; 1.108  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 1.000        ; 1.860      ; 1.844      ;
; 6.228  ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.162      ; 1.508      ;
; 6.267  ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 0.990      ; 1.297      ;
; 6.310  ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 0.990      ; 1.254      ;
; 6.699  ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 6.667        ; 1.164      ; 1.039      ;
; 15.473 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.556      ; 2.657      ;
; 15.535 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.559      ; 2.598      ;
; 15.548 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.556      ; 2.582      ;
; 15.567 ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.559      ; 2.566      ;
; 16.016 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.552      ; 2.110      ;
; 16.127 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.555      ; 2.002      ;
; 16.140 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.552      ; 1.986      ;
; 16.159 ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.555      ; 1.970      ;
; 16.259 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.691      ; 2.006      ;
; 16.280 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.577      ; 1.871      ;
; 16.299 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.580      ; 1.855      ;
; 16.318 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.580      ; 1.836      ;
; 16.334 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; 16.667       ; 1.577      ; 1.817      ;
; 17.680 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.170     ; 2.137      ;
; 17.817 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.167     ; 2.003      ;
; 17.859 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.170     ; 1.958      ;
; 17.881 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.167     ; 1.939      ;
; 17.963 ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 20.000       ; -0.024     ; 2.000      ;
; 20.731 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 3.184      ; 2.450      ;
; 20.793 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 20.000       ; 3.184      ; 2.388      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_BT_A'                                                                                               ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.051 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 2.025      ; 2.043      ;
; 0.162 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 2.026      ; 2.011      ;
; 1.039 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 2.025      ; 1.555      ;
; 1.049 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 2.026      ; 1.624      ;
+-------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_RST'                                                                                                                                         ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.597 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.416      ; 0.865      ;
; 0.637 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.415      ; 0.838      ;
; 0.676 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.412      ; 0.779      ;
; 0.681 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.414      ; 0.779      ;
; 0.690 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.415      ; 0.769      ;
; 0.694 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.415      ; 0.858      ;
; 0.719 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.417      ; 0.835      ;
; 0.719 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 1.418      ; 0.836      ;
; 0.846 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 1.000        ; 0.808      ; 0.496      ;
; 0.926 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 1.000        ; 0.810      ; 0.516      ;
+-------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                    ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.184 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 3.383      ; 2.293      ;
; -1.125 ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; REG_EN:U_REG_SCL|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 3.383      ; 2.352      ;
; -0.552 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 1.916      ; 1.573      ;
; -0.520 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 1.797      ; 1.496      ;
; -0.500 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 1.797      ; 1.506      ;
; -0.472 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 1.916      ; 1.663      ;
; -0.469 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 1.916      ; 1.656      ;
; -0.465 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 1.799      ; 1.543      ;
; -0.450 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 1.797      ; 1.566      ;
; -0.440 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 1.916      ; 1.685      ;
; -0.435 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 1.799      ; 1.583      ;
; -0.429 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 1.799      ; 1.579      ;
; -0.425 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 1.797      ; 1.581      ;
; -0.410 ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; 0.000        ; 1.799      ; 1.608      ;
; -0.388 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 1.797      ; 1.618      ;
; -0.387 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 1.797      ; 1.619      ;
; -0.382 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 1.799      ; 1.626      ;
; -0.375 ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; 0.000        ; 1.797      ; 1.631      ;
; -0.358 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 1.797      ; 1.648      ;
; -0.353 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 1.799      ; 1.655      ;
; -0.351 ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; 0.000        ; 1.799      ; 1.657      ;
; -0.346 ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; 0.000        ; 1.799      ; 1.662      ;
; -0.250 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 1.916      ; 1.790      ;
; -0.186 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 1.797      ; 1.735      ;
; -0.139 ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 1.406      ; 1.391      ;
; -0.108 ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; 0.000        ; 1.401      ; 1.417      ;
; -0.106 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 1.797      ; 1.815      ;
; -0.103 ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 1.799      ; 1.820      ;
; 0.019  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 1.916      ; 1.644      ;
; 0.035  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; 0.000        ; 1.799      ; 1.958      ;
; 0.069  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 1.916      ; 1.704      ;
; 0.071  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 1.797      ; 1.577      ;
; 0.075  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 1.916      ; 1.700      ;
; 0.080  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 1.797      ; 1.596      ;
; 0.106  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 1.799      ; 1.614      ;
; 0.118  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 1.797      ; 1.624      ;
; 0.127  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 1.797      ; 1.633      ;
; 0.142  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 1.797      ; 1.658      ;
; 0.142  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK       ; -0.500       ; 1.799      ; 1.650      ;
; 0.149  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 1.797      ; 1.655      ;
; 0.151  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 1.916      ; 1.776      ;
; 0.156  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 1.799      ; 1.674      ;
; 0.162  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 1.799      ; 1.670      ;
; 0.163  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 1.797      ; 1.669      ;
; 0.175  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK       ; -0.500       ; 1.799      ; 1.693      ;
; 0.198  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 1.799      ; 1.706      ;
; 0.199  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_CLK                                                            ; i_CLK       ; 0.000        ; 0.024      ; 0.307      ;
; 0.200  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK       ; -0.500       ; 1.797      ; 1.706      ;
; 0.232  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 1.799      ; 1.740      ;
; 0.238  ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK       ; -0.500       ; 1.799      ; 1.746      ;
; 0.731  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 1.797      ; 2.152      ;
; 0.747  ; i_RST                                                            ; REG_EN:U_REG_SDA|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 1.406      ; 1.777      ;
; 0.776  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 1.916      ; 2.316      ;
; 0.777  ; i_RST                                                            ; REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                            ; i_CLK       ; -0.500       ; 1.401      ; 1.802      ;
; 0.785  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 1.799      ; 2.208      ;
; 0.788  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 1.797      ; 2.209      ;
; 0.905  ; i_BT_A                                                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                           ; i_CLK       ; -0.500       ; 1.799      ; 2.328      ;
; 1.417  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.063     ; 1.438      ;
; 1.502  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.061     ; 1.525      ;
; 1.534  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.061     ; 1.557      ;
; 1.579  ; STM_MASTER:U_STM_MASTER|state.st_IDLE                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_CLK                                                            ; i_CLK       ; 0.000        ; -0.063     ; 1.600      ;
; 2.721  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.850      ; 1.392      ;
; 2.750  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.870      ; 1.441      ;
; 2.849  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.868      ; 1.538      ;
; 2.887  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.868      ; 1.576      ;
; 2.913  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.987      ; 1.721      ;
; 2.934  ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP                              ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.870      ; 1.625      ;
; 3.021  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.848      ; 1.690      ;
; 3.083  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.846      ; 1.750      ;
; 3.100  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.846      ; 1.767      ;
; 3.217  ; START_FRAME:U_START_FRAME|o_CTRL_START                           ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.848      ; 1.886      ;
; 3.579  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.850      ; 2.250      ;
; 3.633  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.852      ; 2.306      ;
; 3.713  ; P2S:U_P2S|o_CTRL_P2S                                             ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -3.333       ; 1.852      ; 2.386      ;
; 12.586 ; P2S:U_P2S|o_SDA~en                                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.457      ; 0.864      ;
; 12.928 ; STOP_FRAME:U_STOP_FRAME|o_SDA~en                                 ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.288      ; 1.037      ;
; 12.949 ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0                               ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.288      ; 1.058      ;
; 12.953 ; P2S:U_P2S|o_SDA~reg0                                             ; REG_EN:U_REG_SDA|o_Q                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK       ; -13.333      ; 1.455      ; 1.229      ;
+--------+------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_RST'                                                                                                                                           ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -1.143 ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; P2S:U_P2S|w_REG[10]~21 ; i_BT_A                                   ; i_RST       ; 0.000        ; 1.524      ; 0.421      ;
; -1.128 ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; P2S:U_P2S|w_REG[11]~17 ; i_BT_A                                   ; i_RST       ; 0.000        ; 1.526      ; 0.438      ;
; -0.993 ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch  ; P2S:U_P2S|w_REG[1]~53  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.121      ; 0.658      ;
; -0.978 ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch  ; P2S:U_P2S|w_REG[4]~41  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.119      ; 0.671      ;
; -0.974 ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch  ; P2S:U_P2S|w_REG[6]~33  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.117      ; 0.673      ;
; -0.941 ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch  ; P2S:U_P2S|w_REG[2]~49  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.122      ; 0.711      ;
; -0.936 ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch  ; P2S:U_P2S|w_REG[7]~29  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.123      ; 0.717      ;
; -0.927 ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch  ; P2S:U_P2S|w_REG[3]~45  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.120      ; 0.723      ;
; -0.923 ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch  ; P2S:U_P2S|w_REG[5]~37  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.120      ; 0.727      ;
; -0.914 ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch  ; P2S:U_P2S|w_REG[8]~25  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 2.121      ; 0.737      ;
+--------+------------------------------------------+------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_BT_A'                                                                                                 ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.591 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 2.095      ; 1.504      ;
; -0.524 ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 2.096      ; 1.572      ;
; 0.340  ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 2.096      ; 1.956      ;
; 0.374  ; i_BT_A    ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 2.095      ; 1.989      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; P2S:U_P2S|o_CTRL_P2S                     ; P2S:U_P2S|o_CTRL_P2S                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; START_FRAME:U_START_FRAME|o_CTRL_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; P2S:U_P2S|w_REG[13]                      ; P2S:U_P2S|w_REG[14]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.240 ; P2S:U_P2S|w_REG[11]~_emulated            ; P2S:U_P2S|w_REG[12]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.371      ;
; 0.266 ; P2S:U_P2S|w_REG[14]                      ; P2S:U_P2S|w_REG[15]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; P2S:U_P2S|w_REG[15]                      ; P2S:U_P2S|o_SDA~reg0                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.273 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.049      ; 0.329      ;
; 0.360 ; P2S:U_P2S|w_REG[8]~_emulated             ; P2S:U_P2S|w_REG[9]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.491      ;
; 0.393 ; P2S:U_P2S|w_REG[3]~_emulated             ; P2S:U_P2S|w_REG[4]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.524      ;
; 0.413 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.542      ;
; 0.419 ; P2S:U_P2S|w_REG[12]                      ; P2S:U_P2S|w_REG[13]                      ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.188     ; 0.315      ;
; 0.445 ; P2S:U_P2S|w_REG[5]~_emulated             ; P2S:U_P2S|w_REG[6]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.576      ;
; 0.446 ; P2S:U_P2S|w_REG[7]~_emulated             ; P2S:U_P2S|w_REG[8]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.577      ;
; 0.460 ; P2S:U_P2S|w_REG[1]~_emulated             ; P2S:U_P2S|w_REG[2]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.591      ;
; 0.464 ; P2S:U_P2S|w_REG[10]~_emulated            ; P2S:U_P2S|w_REG[11]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.595      ;
; 0.523 ; P2S:U_P2S|w_REG[6]~_emulated             ; P2S:U_P2S|w_REG[7]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.654      ;
; 0.524 ; P2S:U_P2S|w_REG[4]~_emulated             ; P2S:U_P2S|w_REG[5]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.655      ;
; 0.530 ; P2S:U_P2S|w_REG[9]                       ; P2S:U_P2S|w_REG[10]~_emulated            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.662      ;
; 0.597 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.727      ;
; 0.606 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.736      ;
; 0.607 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.737      ;
; 0.607 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.691      ;
; 0.607 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[8]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.691      ;
; 0.608 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[9]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.692      ;
; 0.610 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.740      ;
; 0.610 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.694      ;
; 0.612 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[6]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.696      ;
; 0.612 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[11]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.696      ;
; 0.613 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[17]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.697      ;
; 0.614 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[7]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.698      ;
; 0.618 ; P2S:U_P2S|w_REG[2]~_emulated             ; P2S:U_P2S|w_REG[3]~_emulated             ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.749      ;
; 0.619 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.749      ;
; 0.620 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.750      ;
; 0.621 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.751      ;
; 0.646 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[29]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.729      ;
; 0.648 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[24]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.731      ;
; 0.653 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[15]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.737      ;
; 0.653 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[16]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.737      ;
; 0.654 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[12]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.738      ;
; 0.657 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[18]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.741      ;
; 0.657 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[19]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.741      ;
; 0.662 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[14]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 0.746      ;
; 0.668 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.798      ;
; 0.669 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|o_CTRL_START   ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.148     ; 0.605      ;
; 0.671 ; P2S:U_P2S|cont[31]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.801      ;
; 0.679 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[24]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.809      ;
; 0.695 ; P2S:U_P2S|cont[23]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.825      ;
; 0.701 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 0.797      ;
; 0.749 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[20]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.832      ;
; 0.750 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[21]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.833      ;
; 0.750 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[23]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.833      ;
; 0.751 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[19]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.882      ;
; 0.751 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[25]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.834      ;
; 0.751 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[28]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.834      ;
; 0.751 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[30]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.834      ;
; 0.752 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[27]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.835      ;
; 0.752 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[31]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.835      ;
; 0.753 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[22]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.836      ;
; 0.755 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.885      ;
; 0.755 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[26]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.076      ; 0.838      ;
; 0.764 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.894      ;
; 0.766 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.896      ;
; 0.766 ; P2S:U_P2S|cont[30]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.896      ;
; 0.767 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.897      ;
; 0.768 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.898      ;
; 0.769 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.899      ;
; 0.770 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.900      ;
; 0.777 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[21]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.777 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.907      ;
; 0.779 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[26]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.909      ;
; 0.781 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.911      ;
; 0.788 ; P2S:U_P2S|cont[22]                       ; P2S:U_P2S|cont[22]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.918      ;
; 0.795 ; P2S:U_P2S|cont[17]                       ; P2S:U_P2S|cont[17]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.926      ;
; 0.802 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[3]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.070      ; 0.879      ;
; 0.804 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[1]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.070      ; 0.881      ;
; 0.815 ; P2S:U_P2S|cont[19]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.945      ;
; 0.815 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.945      ;
; 0.819 ; P2S:U_P2S|cont[29]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.949      ;
; 0.819 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.949      ;
; 0.825 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.955      ;
; 0.826 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[23]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.956      ;
; 0.829 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.959      ;
; 0.831 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[27]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.961      ;
; 0.832 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.962      ;
; 0.834 ; P2S:U_P2S|cont[16]                       ; P2S:U_P2S|cont[16]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.965      ;
; 0.834 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[20]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.834 ; P2S:U_P2S|cont[28]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.835 ; P2S:U_P2S|cont[18]                       ; P2S:U_P2S|cont[18]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.966      ;
; 0.837 ; P2S:U_P2S|cont[26]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.967      ;
; 0.844 ; P2S:U_P2S|cont[24]                       ; P2S:U_P2S|cont[28]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.974      ;
; 0.852 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[2]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.070      ; 0.929      ;
; 0.852 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[10]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.070      ; 0.929      ;
; 0.854 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[13]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.070      ; 0.931      ;
; 0.856 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 0.952      ;
; 0.884 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.014      ;
; 0.884 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[29]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.014      ;
; 0.888 ; P2S:U_P2S|cont[25]                       ; P2S:U_P2S|cont[30]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.018      ;
; 0.889 ; P2S:U_P2S|cont[27]                       ; P2S:U_P2S|cont[31]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.019      ;
; 0.894 ; P2S:U_P2S|cont[21]                       ; P2S:U_P2S|cont[24]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.024      ;
; 0.895 ; P2S:U_P2S|cont[20]                       ; P2S:U_P2S|cont[25]                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.025      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                      ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.684 ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.833       ; 0.458      ; 0.369      ;
+-------+-------------------------------------+---------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                                                                                                          ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.791 ; START_FRAME:U_START_FRAME|o_CTRL_START ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.833       ; 0.401      ; 0.419      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                      ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                              ; Launch Clock                                                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.204 ; P2S:U_P2S|o_CTRL_P2S ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.833       ; 0.407      ; 0.838      ;
+-------+----------------------+--------------------------------------+------------------------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                ; Launch Clock                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.528 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.049     ; 4.239      ;
; -3.528 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.049     ; 4.239      ;
; -3.528 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.049     ; 4.239      ;
; -3.528 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.049     ; 4.239      ;
; -3.467 ; i_RST                                ; P2S:U_P2S|w_REG[13]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.049     ; 3.678      ;
; -3.467 ; i_RST                                ; P2S:U_P2S|w_REG[14]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.049     ; 3.678      ;
; -3.467 ; i_RST                                ; P2S:U_P2S|w_REG[15]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.049     ; 3.678      ;
; -3.467 ; i_RST                                ; P2S:U_P2S|o_SDA~reg0                   ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.049     ; 3.678      ;
; -3.361 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.779      ;
; -3.361 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.779      ;
; -3.361 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.779      ;
; -3.361 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.779      ;
; -3.361 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.779      ;
; -3.302 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.177      ; 4.239      ;
; -3.302 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.177      ; 4.239      ;
; -3.302 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.177      ; 4.239      ;
; -3.300 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.236      ;
; -3.300 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.236      ;
; -3.300 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.236      ;
; -3.300 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.236      ;
; -3.300 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.236      ;
; -3.299 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.235      ;
; -3.299 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.235      ;
; -3.299 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.235      ;
; -3.299 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.176      ; 4.235      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.270 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.695      ;
; -3.242 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.158      ; 3.660      ;
; -3.241 ; i_RST                                ; P2S:U_P2S|w_REG[10]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.177      ; 3.678      ;
; -3.241 ; i_RST                                ; P2S:U_P2S|w_REG[11]~_emulated          ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.177      ; 3.678      ;
; -3.241 ; i_RST                                ; P2S:U_P2S|w_REG[12]                    ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.177      ; 3.678      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[1]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[2]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[3]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[4]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[5]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[6]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[7]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[8]~_emulated           ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.238 ; i_RST                                ; P2S:U_P2S|w_REG[9]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.176      ; 3.674      ;
; -3.223 ; i_RST                                ; P2S:U_P2S|cont[13]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.141      ;
; -3.223 ; i_RST                                ; P2S:U_P2S|cont[10]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.141      ;
; -3.223 ; i_RST                                ; P2S:U_P2S|cont[3]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.141      ;
; -3.223 ; i_RST                                ; P2S:U_P2S|cont[2]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.141      ;
; -3.223 ; i_RST                                ; P2S:U_P2S|cont[1]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.141      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.173 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.165      ; 3.598      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[22]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[24]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[31]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[30]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[29]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[28]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[27]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[26]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[25]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[23]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[21]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.134 ; i_RST                                ; P2S:U_P2S|cont[20]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 4.059      ;
; -3.130 ; i_RST                                ; P2S:U_P2S|cont[0]~_emulated            ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.158      ; 4.048      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[19]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[18]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[17]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[16]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[15]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[14]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[12]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[11]                     ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[9]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[8]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[7]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[6]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[5]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -3.051 ; i_RST                                ; P2S:U_P2S|cont[4]                      ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.165      ; 3.976      ;
; -1.873 ; i_RST                                ; START_FRAME:U_START_FRAME|o_CTRL_START ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.049     ; 2.584      ;
; -1.868 ; i_RST                                ; START_FRAME:U_START_FRAME|o_CTRL_START ; i_RST                                     ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.049     ; 2.079      ;
; -1.709 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[1]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.196     ; 2.293      ;
; -1.709 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; P2S:U_P2S|cont[2]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.196     ; 2.293      ;
+--------+--------------------------------------+----------------------------------------+-------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                      ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -0.661 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.500        ; 0.338      ; 0.963      ;
; -0.585 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 1.000        ; 0.338      ; 1.387      ;
+--------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                    ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -0.656 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.340      ; 0.966      ;
; -0.581 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.340      ; 1.391      ;
+--------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -0.596 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.372      ; 0.922      ;
; -0.515 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.372      ; 1.341      ;
+--------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_BT_A'                                                                                             ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.040 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 2.025      ; 2.114      ;
; 0.038  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 2.026      ; 2.115      ;
; 0.980  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 2.025      ; 1.594      ;
; 1.058  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 2.026      ; 1.595      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLK'                                                                                               ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.108 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.500        ; 1.860      ; 2.219      ;
; 0.171 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.500        ; 1.749      ; 2.045      ;
; 0.171 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.500        ; 1.749      ; 2.045      ;
; 0.200 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.500        ; 1.746      ; 2.013      ;
; 0.200 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.500        ; 1.746      ; 2.013      ;
; 1.116 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 1.000        ; 1.860      ; 1.711      ;
; 1.146 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 1.000        ; 1.749      ; 1.570      ;
; 1.146 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 1.000        ; 1.749      ; 1.570      ;
; 1.176 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 1.000        ; 1.746      ; 1.537      ;
; 1.176 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 1.000        ; 1.746      ; 1.537      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 0.309 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.438      ; 1.107      ;
; 0.363 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.438      ; 1.553      ;
; 0.378 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.438      ; 1.113      ;
; 0.380 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.438      ; 1.112      ;
; 0.382 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.439      ; 1.114      ;
; 0.383 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.437      ; 1.110      ;
; 0.387 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.440      ; 1.106      ;
; 0.388 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.439      ; 1.106      ;
; 0.388 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.440      ; 1.105      ;
; 0.420 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.438      ; 1.571      ;
; 0.423 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.439      ; 1.573      ;
; 0.424 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.438      ; 1.568      ;
; 0.427 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.437      ; 1.566      ;
; 0.441 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.440      ; 1.552      ;
; 0.442 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.439      ; 1.552      ;
; 0.442 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.440      ; 1.551      ;
+-------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_BT_A'                                                                                              ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.622 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 2.095      ; 1.513      ;
; -0.615 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 2.096      ; 1.521      ;
; 0.388  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 2.096      ; 2.024      ;
; 0.403  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 2.095      ; 2.038      ;
+--------+-----------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLK'                                                                                                 ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.465 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; 0.000        ; 1.797      ; 1.456      ;
; -0.465 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; 0.000        ; 1.797      ; 1.456      ;
; -0.436 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; 0.000        ; 1.799      ; 1.487      ;
; -0.436 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; 0.000        ; 1.799      ; 1.487      ;
; -0.418 ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; 0.000        ; 1.916      ; 1.622      ;
; 0.514  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_RST        ; i_CLK       ; -0.500       ; 1.797      ; 1.935      ;
; 0.514  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_RST        ; i_CLK       ; -0.500       ; 1.797      ; 1.935      ;
; 0.542  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_RST        ; i_CLK       ; -0.500       ; 1.799      ; 1.965      ;
; 0.542  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_RST        ; i_CLK       ; -0.500       ; 1.799      ; 1.965      ;
; 0.593  ; i_RST     ; STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_RST        ; i_CLK       ; -0.500       ; 1.916      ; 2.133      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -0.012 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.499      ; 1.517      ;
; -0.011 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.499      ; 1.518      ;
; -0.010 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.498      ; 1.518      ;
; -0.007 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.496      ; 1.519      ;
; 0.005  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.496      ; 1.531      ;
; 0.007  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.497      ; 1.534      ;
; 0.010  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.498      ; 1.538      ;
; 0.010  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.497      ; 1.537      ;
; 0.043  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.499      ; 1.072      ;
; 0.044  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.498      ; 1.072      ;
; 0.044  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.499      ; 1.073      ;
; 0.048  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.496      ; 1.074      ;
; 0.050  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.496      ; 1.076      ;
; 0.052  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.497      ; 1.079      ;
; 0.053  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.498      ; 1.081      ;
; 0.053  ; i_RST     ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.497      ; 1.080      ;
+--------+-----------+-----------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.752 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|done~_emulated ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.049      ; 0.808      ;
; 0.775 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.006     ; 0.776      ;
; 0.775 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.006     ; 0.776      ;
; 0.857 ; STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; START_FRAME:U_START_FRAME|o_CTRL_START   ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.144     ; 0.720      ;
; 0.972 ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.203     ; 0.776      ;
; 1.137 ; START_FRAME:U_START_FRAME|done~_emulated ; START_FRAME:U_START_FRAME|done~_emulated ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.266      ;
; 1.241 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.366      ; 1.634      ;
; 1.241 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.366      ; 1.634      ;
; 1.349 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.366      ; 1.242      ;
; 1.349 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.366      ; 1.242      ;
; 1.438 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.169      ; 1.634      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[1]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[2]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[3]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[4]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[5]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[6]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[7]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[8]~_emulated             ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.448 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[9]                       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.088      ; 1.543      ;
; 1.450 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[10]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.546      ;
; 1.450 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[11]~_emulated            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.546      ;
; 1.450 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[12]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.089      ; 1.546      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.499 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.417      ; 1.943      ;
; 1.546 ; i_RST                                    ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.169      ; 1.242      ;
; 1.553 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.387      ; 1.967      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.580 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.416      ; 2.023      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[19]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[18]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[17]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[16]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[15]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[14]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[12]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[11]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[9]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[8]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[7]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[6]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[5]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.587 ; i_RST                                    ; P2S:U_P2S|cont[4]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.417      ; 1.531      ;
; 1.628 ; i_RST                                    ; START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.387      ; 1.542      ;
; 1.665 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.102      ;
; 1.665 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.102      ;
; 1.665 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.102      ;
; 1.665 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.102      ;
; 1.665 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.102      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[22]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[24]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[31]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[30]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[29]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[28]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[27]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[26]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[25]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[23]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[21]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.680 ; i_RST                                    ; P2S:U_P2S|cont[20]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.416      ; 1.623      ;
; 1.685 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[13]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.546      ;
; 1.685 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[14]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.546      ;
; 1.685 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|w_REG[15]                      ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.546      ;
; 1.685 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|o_SDA~reg0                     ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.546      ;
; 1.716 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.192      ; 1.935      ;
; 1.722 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.410      ; 2.159      ;
; 1.737 ; i_RST                                    ; P2S:U_P2S|o_SDA~en                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.192      ; 1.456      ;
; 1.764 ; i_RST                                    ; P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.701      ;
; 1.767 ; i_RST                                    ; P2S:U_P2S|cont[13]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.704      ;
; 1.767 ; i_RST                                    ; P2S:U_P2S|cont[10]                       ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.704      ;
; 1.767 ; i_RST                                    ; P2S:U_P2S|cont[3]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.704      ;
; 1.767 ; i_RST                                    ; P2S:U_P2S|cont[2]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.704      ;
; 1.767 ; i_RST                                    ; P2S:U_P2S|cont[1]                        ; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.410      ; 1.704      ;
; 1.782 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[4]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 1.866      ;
; 1.782 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[5]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 1.866      ;
; 1.782 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[6]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 1.866      ;
; 1.782 ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; P2S:U_P2S|cont[7]                        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.077      ; 1.866      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.909 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.387      ; 1.316      ;
; 0.989 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.387      ; 0.896      ;
+-------+-----------+---------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                                      ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 0.988 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; 0.000        ; 0.352      ; 1.360      ;
; 1.063 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; -0.500       ; 0.352      ; 0.935      ;
+-------+-----------+----------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                    ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 0.990 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.354      ; 1.364      ;
; 1.064 ; i_RST     ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; i_RST        ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.354      ; 0.938      ;
+-------+-----------+--------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_RST'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                              ;
; -0.686 ; -0.686       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; -0.675 ; -0.675       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; -0.651 ; -0.651       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; -0.651 ; -0.651       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; -0.647 ; -0.647       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; -0.647 ; -0.647       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; -0.644 ; -0.644       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                      ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[1]~53|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[2]~49|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[3]~45|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[4]~41|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[5]~37|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[6]~33|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[7]~29|datad            ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[8]~25|datad            ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[10]~21|datad           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|w_REG[11]~17|datad           ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[1]~53              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[2]~49              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[3]~45              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[4]~41              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[5]~37              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[6]~33              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[7]~29              ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[8]~25              ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[10]~21             ;
; 0.367  ; 0.367        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; P2S:U_P2S|w_REG[11]~17             ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|inclk[0] ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10clkctrl|outclk   ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_P2S|process_0~10|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                      ;
; 0.926  ; 0.926        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[31]~40|datad            ;
; 0.932  ; 0.932        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_P2S|cont[0]~2|datad              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                   ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.112  ; 0.112        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.112  ; 0.112        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                           ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                           ;
; 0.888  ; 0.888        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[10]$latch|datad      ;
; 0.888  ; 0.888        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|o_DATA[9]$latch|datad       ;
; 0.892  ; 0.892        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.892  ; 0.892        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|inclk[0] ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1clkctrl|outclk   ;
; 0.918  ; 0.918        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_STM_MASTER|Selector1~1|datad           ;
; 0.924  ; 0.924        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_STM_MASTER|Selector1~1|combout         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW|q                ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[1]$latch        ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[2]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[0]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[3]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[4]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[5]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[6]$latch        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; STM_MASTER:U_STM_MASTER|o_DATA[7]$latch        ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_STM_MASTER|o_DATA[7]$latch|datad             ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_START_COM'                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|state.st_START_COM|q      ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_START_COM ; Rise       ; U_STM_MASTER|o_ENABLE_START|dataa      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|state.st_SND_DATA|q     ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_STM_MASTER|o_ENABLE_P2S|datab      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|q     ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_STM_MASTER|o_ENABLE_STOP|datab      ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; 9.400  ; 9.616        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 9.400  ; 9.616        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 9.520  ; 9.736        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 9.742  ; 9.742        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                                              ;
; 10.074 ; 10.258       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 10.156 ; 10.372       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 10.197 ; 10.381       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 10.197 ; 10.381       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
; 10.198 ; 10.382       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 10.198 ; 10.382       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_IDLE|clk                                             ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                  ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_START_COM|clk                                        ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SCL|o_Q|clk                                                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_REG_SDA|o_Q|clk                                                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|o                                                              ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; i_CLK ; Rise       ; i_CLK                                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SCL|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Rise       ; REG_EN:U_REG_SDA|o_Q                                                       ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_IDLE                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; i_CLK ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_START_COM                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[17]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[18]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[19]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[28]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[29]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[30]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[31]                       ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[4]                        ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[5]                        ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[6]                        ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[7]                        ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[8]                        ;
; 4999.740 ; 4999.956     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[9]                        ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[9]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.744 ; 4999.960     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.757 ; 4999.973     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.769 ; 4999.985     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.769 ; 4999.985     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.770 ; 4999.986     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.782 ; 4999.966     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.782 ; 4999.966     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.787 ; 5000.003     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.811 ; 4999.995     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.814 ; 5000.030     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.814 ; 5000.030     ; 0.216          ; High Pulse Width ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~reg0                     ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[13]                      ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[14]                      ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[15]                      ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.830 ; 5000.014     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_SDA~en                       ;
; 4999.831 ; 5000.015     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.843 ; 5000.027     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[0]~_emulated              ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[10]                       ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[13]                       ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[1]                        ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[2]                        ;
; 4999.855 ; 5000.039     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[3]                        ;
; 4999.857 ; 5000.041     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.857 ; 5000.041     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.857 ; 5000.041     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[12]                      ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.858 ; 5000.042     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|w_REG[9]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[11]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[12]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[14]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[15]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[16]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[17]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[18]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[19]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[20]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[21]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[22]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[23]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[24]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[25]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[26]                       ;
; 4999.860 ; 5000.044     ; 0.184          ; Low Pulse Width  ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; P2S:U_P2S|cont[27]                       ;
+----------+--------------+----------------+------------------+------------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.459    ; 2.058    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.996    ; 1.556    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.459    ; 2.058    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.257    ; 1.847    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.263    ; 1.847    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.113    ; 1.686    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.974    ; 1.534    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.214    ; 1.799    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.003    ; 1.563    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; -169.255 ; -168.739 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; -0.059   ; 0.429    ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; 1.046    ; 1.691    ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.139    ; 0.499    ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 0.271    ; 0.638    ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; 1.641    ; 2.225    ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; 1.965    ; 2.584    ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.422  ; -0.965  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.444  ; -0.987  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.890  ; -1.470  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.695  ; -1.267  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.702  ; -1.271  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.560  ; -1.118  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.422  ; -0.965  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.581  ; -1.151  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.452  ; -0.998  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; 172.667 ; 172.224 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.591   ; 0.140   ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; -0.430  ; -1.058  ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.099   ; -0.287  ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 0.210   ; -0.271  ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; -0.839  ; -1.490  ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; -1.254  ; -1.831  ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 3.147 ; 3.165 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 3.579 ; 3.649 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 3.091 ; 3.107 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 3.505 ; 3.571 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+-------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -7.802   ; -2.234  ; -6.359   ; -0.892  ; -3.000              ;
;  STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.324   ; 0.684   ; -1.529   ; 0.909   ; 0.414               ;
;  STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; N/A      ; N/A     ; -0.110   ; -0.385  ; 0.421               ;
;  STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -2.171   ; 1.204   ; -1.574   ; 0.990   ; 0.414               ;
;  STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.440   ; 0.791   ; -1.587   ; 0.988   ; 0.413               ;
;  U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -7.802   ; 0.185   ; -6.359   ; 0.752   ; 4999.740            ;
;  i_BT_A                                                           ; 0.051    ; -0.874  ; -0.040   ; -0.892  ; -3.000              ;
;  i_CLK                                                            ; -0.854   ; -1.875  ; -0.129   ; -0.465  ; 9.400               ;
;  i_RST                                                            ; 0.597    ; -2.234  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                   ; -285.349 ; -25.707 ; -308.874 ; -5.019  ; -35.692             ;
;  STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; -1.324   ; 0.000   ; -1.529   ; 0.000   ; 0.000               ;
;  STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; N/A      ; N/A     ; -0.150   ; -3.030  ; 0.000               ;
;  STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; -2.171   ; 0.000   ; -1.574   ; 0.000   ; 0.000               ;
;  STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; -1.440   ; 0.000   ; -1.587   ; 0.000   ; 0.000               ;
;  U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -276.961 ; 0.000   ; -303.790 ; 0.000   ; 0.000               ;
;  i_BT_A                                                           ; 0.000    ; -1.707  ; -0.040   ; -1.769  ; -3.000              ;
;  i_CLK                                                            ; -3.453   ; -3.745  ; -0.357   ; -2.220  ; 0.000               ;
;  i_RST                                                            ; 0.000    ; -21.424 ; N/A      ; N/A     ; -32.692             ;
+-------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.659    ; 3.063    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.893    ; 2.308    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.659    ; 3.063    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.362    ; 2.770    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.349    ; 2.753    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.103    ; 2.515    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.854    ; 2.278    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 2.265    ; 2.688    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.894    ; 2.315    ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; -165.910 ; -165.735 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.156    ; 0.429    ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; 1.926    ; 2.415    ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.427    ; 0.509    ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 1.172    ; 1.314    ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; 3.578    ; 3.954    ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; 4.151    ; 4.496    ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+----------+----------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                   ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; Data Port     ; Clock Port                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                  ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+
; i_DATA_SW[*]  ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.422  ; -0.965  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[0] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.444  ; -0.987  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[1] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.890  ; -1.470  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[2] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.695  ; -1.267  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[3] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.702  ; -1.271  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[4] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.560  ; -1.118  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[5] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.422  ; -0.965  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[6] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.581  ; -1.151  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
;  i_DATA_SW[7] ; STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.452  ; -0.998  ; Fall       ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ;
; i_RST         ; i_CLK                                    ; 172.667 ; 172.224 ; Fall       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                   ; 0.874   ; 0.703   ; Rise       ; i_BT_A                                                           ;
; i_BT_B        ; i_BT_A                                   ; -0.430  ; -1.035  ; Rise       ; i_BT_A                                                           ;
; i_RST         ; i_CLK                                    ; 0.099   ; -0.128  ; Rise       ; i_CLK                                                            ;
; i_BT_A        ; i_CLK                                    ; 0.210   ; -0.271  ; Fall       ; i_CLK                                                            ;
; i_BT_B        ; i_CLK                                    ; -0.839  ; -1.490  ; Fall       ; i_CLK                                                            ;
; i_BT_C        ; i_CLK                                    ; -1.254  ; -1.831  ; Fall       ; i_CLK                                                            ;
+---------------+------------------------------------------+---------+---------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 5.185 ; 5.208 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 5.937 ; 5.985 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; o_SCL     ; i_CLK      ; 3.091 ; 3.107 ; Rise       ; i_CLK           ;
; o_SDA     ; i_CLK      ; 3.505 ; 3.571 ; Rise       ; i_CLK           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_SCL         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SDA         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_C                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_A                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_B                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SCL         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_SDA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_SCL         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_SDA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; i_BT_A                                                           ; i_BT_A                                                           ; 2        ; 2        ; 0        ; 0        ;
; i_BT_A                                                           ; i_CLK                                                            ; 0        ; 0        ; 7        ; 7        ;
; i_CLK                                                            ; i_CLK                                                            ; 0        ; 0        ; 0        ; 17       ;
; i_RST                                                            ; i_CLK                                                            ; 2        ; 2        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK                                                            ; 0        ; 0        ; 18       ; 18       ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK                                                            ; 1        ; 1        ; 0        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK                                                            ; 2        ; 2        ; 8        ; 16       ;
; i_BT_A                                                           ; i_RST                                                            ; 2        ; 0        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_RST                                                            ; 0        ; 8        ; 0        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0        ; 0        ; 1        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0        ; 0        ; 0        ; 1        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0        ; 0        ; 0        ; 1        ;
; i_BT_A                                                           ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 172      ; 152      ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 8        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 109      ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3411     ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; i_BT_A                                                           ; i_BT_A                                                           ; 2        ; 2        ; 0        ; 0        ;
; i_BT_A                                                           ; i_CLK                                                            ; 0        ; 0        ; 7        ; 7        ;
; i_CLK                                                            ; i_CLK                                                            ; 0        ; 0        ; 0        ; 17       ;
; i_RST                                                            ; i_CLK                                                            ; 2        ; 2        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_CLK                                                            ; 0        ; 0        ; 18       ; 18       ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; i_CLK                                                            ; 0        ; 0        ; 19       ; 19       ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK                                                            ; 1        ; 1        ; 0        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK                                                            ; 2        ; 2        ; 8        ; 16       ;
; i_BT_A                                                           ; i_RST                                                            ; 2        ; 0        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; i_RST                                                            ; 0        ; 8        ; 0        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0        ; 0        ; 1        ; 0        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0        ; 0        ; 0        ; 1        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0        ; 0        ; 0        ; 1        ;
; i_BT_A                                                           ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 172      ; 152      ;
; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 8        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 109      ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3411     ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                              ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; i_RST                                                            ; i_BT_A                                                           ; 2        ; 2        ; 0        ; 0        ;
; i_RST                                                            ; i_CLK                                                            ; 0        ; 0        ; 5        ; 5        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0        ; 0        ; 8        ; 8        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 3        ; 133      ; 133      ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 3        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 48       ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 2        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 1537     ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; i_RST                                                            ; i_BT_A                                                           ; 2        ; 2        ; 0        ; 0        ;
; i_RST                                                            ; i_CLK                                                            ; 0        ; 0        ; 5        ; 5        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_READ_SW                         ; 0        ; 0        ; 8        ; 8        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                            ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 3        ; 133      ; 133      ;
; STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 3        ; 0        ; 0        ;
; STM_MASTER:U_STM_MASTER|state.st_SND_DATA                        ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 48       ;
; STM_MASTER:U_STM_MASTER|state.st_START_COM                       ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 2        ;
; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 1537     ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Dec 03 07:30:19 2018
Info: Command: quartus_sta MASTER -c MASTER
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MASTER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLK i_CLK
    Info (332110): create_generated_clock -source {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]} {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -phase 6.24 -duty_cycle 50.00 -name {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]} {U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM
    Info (332105): create_clock -period 1.000 -name STM_MASTER:U_STM_MASTER|state.st_START_COM STM_MASTER:U_STM_MASTER|state.st_START_COM
    Info (332105): create_clock -period 1.000 -name i_BT_A i_BT_A
    Info (332105): create_clock -period 1.000 -name i_RST i_RST
    Info (332105): create_clock -period 1.000 -name STM_MASTER:U_STM_MASTER|state.st_READ_SW STM_MASTER:U_STM_MASTER|state.st_READ_SW
    Info (332105): create_clock -period 1.000 -name STM_MASTER:U_STM_MASTER|state.st_SND_DATA STM_MASTER:U_STM_MASTER|state.st_SND_DATA
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "U_START_FRAME|done~2|combout"
    Warning (332126): Node "U_START_FRAME|done~8|dataa"
    Warning (332126): Node "U_START_FRAME|done~8|combout"
    Warning (332126): Node "U_START_FRAME|done~2|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "U_P2S|process_0~10|combout"
    Warning (332126): Node "U_P2S|cont[31]~40|datac"
    Warning (332126): Node "U_P2S|cont[31]~40|combout"
    Warning (332126): Node "U_P2S|cont[0]~2|dataa"
    Warning (332126): Node "U_P2S|cont[0]~2|combout"
    Warning (332126): Node "U_P2S|process_0~10|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.802            -276.961 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.171              -2.171 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.440              -1.440 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -1.324              -1.324 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.854              -3.453 i_CLK 
    Info (332119):     0.222               0.000 i_BT_A 
    Info (332119):     0.806               0.000 i_RST 
Info (332146): Worst-case hold slack is -2.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.234             -21.424 i_RST 
    Info (332119):    -1.875              -2.576 i_CLK 
    Info (332119):    -0.874              -1.707 i_BT_A 
    Info (332119):     0.358               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.701               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.862               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     1.571               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
Info (332146): Worst-case recovery slack is -6.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.359            -303.790 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.587              -1.587 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -1.574              -1.574 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.529              -1.529 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.129              -0.357 i_CLK 
    Info (332119):    -0.037              -0.037 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     0.086               0.000 i_BT_A 
Info (332146): Worst-case removal slack is -0.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.892              -1.769 i_BT_A 
    Info (332119):    -0.385              -3.030 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.050              -0.220 i_CLK 
    Info (332119):     1.124               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     1.228               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     1.231               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     1.287               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.692 i_RST 
    Info (332119):    -3.000              -3.000 i_BT_A 
    Info (332119):     0.413               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     0.414               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.414               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.455               0.000 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     9.637               0.000 i_CLK 
    Info (332119):  4999.758               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.803            -243.416 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.041              -2.041 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.387              -1.387 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -1.288              -1.288 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.746              -2.857 i_CLK 
    Info (332119):     0.245               0.000 i_BT_A 
    Info (332119):     0.859               0.000 i_RST 
Info (332146): Worst-case hold slack is -2.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.101             -20.105 i_RST 
    Info (332119):    -1.657              -2.464 i_CLK 
    Info (332119):    -0.706              -1.410 i_BT_A 
    Info (332119):     0.312               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.837               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.975               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     1.618               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
Info (332146): Worst-case recovery slack is -5.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.715            -272.859 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.481              -1.481 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -1.470              -1.470 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.430              -1.430 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.110              -0.150 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.003              -0.010 i_CLK 
    Info (332119):     0.130               0.000 i_BT_A 
Info (332146): Worst-case removal slack is -0.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.757              -1.499 i_BT_A 
    Info (332119):    -0.246              -1.922 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.067              -0.101 i_CLK 
    Info (332119):     1.048               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.091               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     1.182               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     1.183               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.103 i_RST 
    Info (332119):    -3.000              -3.000 i_BT_A 
    Info (332119):     0.426               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.427               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     0.428               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.485               0.000 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     9.638               0.000 i_CLK 
    Info (332119):  4999.753               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.121            -145.568 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.236              -1.236 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.767              -0.767 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -0.684              -0.684 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.178              -0.580 i_CLK 
    Info (332119):     0.051               0.000 i_BT_A 
    Info (332119):     0.597               0.000 i_RST 
Info (332146): Worst-case hold slack is -1.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.184              -3.745 i_CLK 
    Info (332119):    -1.143              -9.857 i_RST 
    Info (332119):    -0.591              -1.115 i_BT_A 
    Info (332119):     0.185               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.684               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.791               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     1.204               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
Info (332146): Worst-case recovery slack is -3.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.528            -166.587 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.661              -0.661 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):    -0.656              -0.656 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.596              -0.596 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.040              -0.040 i_BT_A 
    Info (332119):     0.108               0.000 i_CLK 
    Info (332119):     0.309               0.000 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
Info (332146): Worst-case removal slack is -0.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.622              -1.237 i_BT_A 
    Info (332119):    -0.465              -2.220 i_CLK 
    Info (332119):    -0.012              -0.040 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     0.752               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.909               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.988               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     0.990               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -17.968 i_RST 
    Info (332119):    -3.000              -3.000 i_BT_A 
    Info (332119):     0.421               0.000 STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     0.449               0.000 STM_MASTER:U_STM_MASTER|state.st_START_COM 
    Info (332119):     0.450               0.000 STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.451               0.000 STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     9.400               0.000 i_CLK 
    Info (332119):  4999.740               0.000 U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Mon Dec 03 07:30:23 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


