# Tennis Scoreboard ğŸ“

A complete end-to-end digital design project that models official tennis scoring rules using a **Finite State Machine (FSM)** in **SystemVerilog**, verifies correctness using **assertions and functional coverage**, and visualizes simulation results via a **Python (PyQt5) GUI**.

---

## ğŸ§  Tennis Scoring Logic (FSM)

The design strictly follows official tennis rules:

| State   | Description |
|---------|-------------|
| NORMAL  | Regular scoring (0, 15, 30, 40) |
| DEUCE   | Both players at 40 |
| ADV_P1  | Player 1 advantage |
| ADV_P2  | Player 2 advantage |
| GAME_P1 | Player 1 wins game |
| GAME_P2 | Player 2 wins game |

---

## ğŸ“ Project Structure

```text
Tennis-Scoreboard-FSM/
â”‚
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ tennis_score_fsm.sv          # FSM RTL (synthesizable)
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tennis_score_fsm_tb.sv       # Testbench with assertions & logging
â”‚
â”œâ”€â”€ simulation/
â”‚   â””â”€â”€ modelsim/
â”‚       â””â”€â”€ msim_transcript.txt      # Simulation console output
â”‚
â”œâ”€â”€ Generate_CSV.py                  # Transcript â†’ CSV parser
â”œâ”€â”€ CSV_of_Scores.csv                # Auto-generated match data
â”œâ”€â”€ Tennis_Board_GUI.py              # PyQt5 scoreboard GUI
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE
```


---

## âš™ï¸ Tools & Technologies

### ğŸ”© Hardware / Verification
- SystemVerilog (RTL + TB)
- FSM-based design
- ModelSim â€“ Intel FPGA Edition
- Quartus Prime (RTL compatible)

### ğŸ’» Software / Visualization
- Python 3
- PyQt5
- CSV parsing
- GUI-based scoreboard

---

## â–¶ï¸ Steps to Run This Project

---

## ğŸ§© File Overview (Used in Flow)

| File | Purpose |
|------|---------|
| tennis_score_fsm.sv | RTL FSM for tennis scoring |
| tennis_score_fsm_tb.sv | SystemVerilog testbench |
| msim_transcript | ModelSim simulation output |
| Generate_CSV.py | Transcript â†’ CSV parser |
| CSV_of_Scores.csv | Parsed simulation data |
| Tennis_Board_GUI.py | PyQt5 scoreboard GUI |

---

## ğŸ§  Step 1: Compile RTL & Testbench (ModelSim)

Open **ModelSim â€“ Intel FPGA Edition** and navigate to the project directory.

Compile the RTL:
```bash
vlog -sv tennis_score_fsm.sv
```
Compile the testbench:
```bash
vlog -sv tennis_score_fsm_tb.sv
```

## â–¶ï¸ Step 2: Run Simulation

Start the simulation:
```bash
vlog -sv tennis_score_fsm_tb.sv
```
Add signals to waveform:
```bash
add wave *
```
Run the complete test:
````bash
run -all
````

## ğŸ“„ Step 3: Locate Simulation Transcript

ModelSim automatically generates a transcript file at:
```bash
D:\VLSI\Tennis Score Board\simulation\modelsim\msim_transcript
```

Example log entry:
```bash
[T=265000 ns][PHASE=2][DEUCE][P1=40 | P2=40][WIN1=0 WIN2=0]
```

## ğŸ”„ Step 4: Convert Transcript to CSV

Run the Python script:
```bash
python Generate_CSV.py
```

This script:

Reads msim_transcript

Extracts:

Time

Phase

FSM State

Player scores

Win flags

Generates:
```bash
CSV_of_Scores.csv
```
âœ” Output is GUI-ready and spreadsheet-friendly.

## ğŸ“Š Step 5: Verify CSV Output

Example CSV format:
```bash
Time_ns,Phase,State,P1_Score,P2_Score,WIN1,WIN2
45000,1,NORMAL,0,0,0,0
115000,1,GAME_P1,40,0,1,0
525000,3,GAME_P2,40,40,0,1
```

## ğŸ–¥ï¸ Step 6: Launch Tennis Scoreboard GUI
Run the PyQt5 GUI:
```bash
python Tennis_Board_GUI.py
```

## Step 7: RTL Synthesis Using Intel Quartus Prime
This step validates that the tennis scoring FSM is synthesizable and FPGA-ready.

## ğŸ§± Step 7.1: Create Quartus Project
1] Open Intel Quartus Prime

2] Click File â†’ New Project Wizard

3] Set project directory: Example

```bash
D:\VLSI\Tennis Score Board
```

4] Project name:
```bash
tennis_score_fsm
```
5] Add files:
```bash
âœ… tennis_score_fsm.sv
```
âŒ Do NOT add testbench

## ğŸ”Œ Step 7.2: Select FPGA Device
Choose device based on your board (example):
```bash
Family      :CycloneIVE
Device      :EP4CE115F29C7
```
(Device choice does not affect FSM logic correctness)

## âš™ï¸ Step 7.3: Configure Top-Level Entity
1] Go to Assignments â†’ Settings

2] Under General

3] Set Top-Level Entity:
```bash
tennis_score_fsm
```

## â–¶ï¸ Step 7.4: Run RTL Analysis & Synthesis
Click:
```bash
Processing â†’Start Compilation
```

Quartus will perform:

Syntax checking <bra>
FSM extraction<bra>
Logic optimization<bra>
Resource mapping<bra>

## âœ… Step 7.5: Verify Compilation Results
After successful compilation, check:<bra>

# âœ” Compilation Report<bra>
No errors<bra>

# FSM inferred correctly<bra>
âœ” State Machine Viewer<bra>
```bash
Tools â†’ Netlist Viewers â†’ State Machine Viewer
```

This confirms:<bra>

Normal<bra>
Deuce<bra>
Advantage<bra>
Game Win transitions<bra>

## ğŸ“Š Step 7.6: Review Resource Utilization
Open:
```bash
Compilation Report â†’ Fitter â†’ ResourceSection
```
Typical usage:<bra>

< 50 LUTs<bra>
Minimal registers<bra>
No DSP / RAM blocks<bra>
âœ” Confirms lightweight & efficient design<bra>


## ğŸ“¸ Project Snapshots
Refer to the ```bash snapshots/ ``` folder in this repository to visually understand the project.

It contains:

ğŸŸ¢ Simulation waveforms (ModelSim / Quartus simulation results)
ğŸŸ¢ Quartus GUI screenshots (project setup, synthesis, compilation)
ğŸŸ¢ FSM diagrams (state transitions and control logic)
These images help verify functionality, design flow, and implementation clarity without running the project locally.

## ğŸ‘¤ Author
### Aishwarya Surywanshi
### LinkedIn: https://www.linkedin.com/in/aishwarya-suryawanshi-aa20ba27a/


