Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Mar 26 22:26:25 2016
| Host         : Tianhe_Yu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    40 |
| Minimum Number of register sites lost to control set restrictions |   103 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             187 |           62 |
| Yes          | No                    | No                     |             355 |           73 |
| Yes          | No                    | Yes                    |              43 |           37 |
| Yes          | Yes                   | No                     |             164 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                  Enable Signal                                                                 |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                | design_1_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                      | design_1_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_1                                          | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3                                     |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_bram_addr_reg[13]_i_2                                                   | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_bram_addr_reg[13]_i_1                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                           |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                           |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                           |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                           |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                           |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_col_cntr[31]_i_2                                                        | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_col_cntr[31]_i_1                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_de_cntr[31]_i_2                                                         | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_de_cntr[31]_i_1                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_ro_cntr[0]_i_1                                                          |                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_row_cntr[31]_i_2                                                        | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_row_cntr[31]_i_1                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg_rden                                                                             | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                 |               18 |             32 |
|  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/circuit_output | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/cntr_clk_enbl                                                               | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/cntr_rst                                                               |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                           |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                           |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_sig_shift_row[27]_i_1                                                   |                                                                                                                                           |                9 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                | design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/n_0_axi_awready_i_1                                                                 |               40 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                |                                                                                                                                           |               81 |            173 |
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


