Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 23 17:35:42 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 urx/baud_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            urx/valid_o_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.856ns (21.001%)  route 3.220ns (78.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=134, estimated)      1.546     5.054    urx/clk_100mhz_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  urx/baud_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     5.510 f  urx/baud_counter_reg[7]/Q
                         net (fo=3, estimated)        0.836     6.346    urx/baud_counter_reg_n_0_[7]
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  urx/state[3]_i_7/O
                         net (fo=2, estimated)        0.967     7.437    urx/state[3]_i_7_n_0
    SLICE_X8Y83          LUT4 (Prop_lut4_I0_O)        0.124     7.561 r  urx/baud_counter[6]_i_2/O
                         net (fo=6, estimated)        1.032     8.593    urx/zero_baud_counter__14
    SLICE_X8Y83          LUT5 (Prop_lut5_I0_O)        0.152     8.745 r  urx/valid_o_i_1/O
                         net (fo=1, estimated)        0.385     9.130    urx/valid_o0
    SLICE_X8Y84          FDRE                                         r  urx/valid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=134, estimated)      1.430    14.765    urx/clk_100mhz_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  urx/valid_o_reg/C
                         clock pessimism              0.268    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.269    14.728    urx/valid_o_reg
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.598    




