module name.martingeisse.esdk.riscv.experiment.terminal.TerminalController;

interface {
    in clock clk;

    in bit clockEnable;
    in bit writeEnable;
    in vector[12] address;
    in vector[8] writeData;

    out vector[8] inputData;
    in bit inputAcknowledge;
}

// --------------------------------------------------------------------------------------------------------------------
// output side
// --------------------------------------------------------------------------------------------------------------------

register matrix[128 * 32][8] characterMatrix;
constant matrix[256 * 16][8] characterGenerator =
        loadMatrix("CharacterGenerator.txt", 256 * 16, 8);

do (clk) {
    if (clockEnable & writeEnable) {
        characterMatrix[address] = writeData;
    }
}





// --------------------------------------------------------------------------------------------------------------------
// input side
// --------------------------------------------------------------------------------------------------------------------

do (*) inputData = 0;
