1d7139172480 ("drm/i915/dp: add HAS_DP20 macro")
a0f04cc27c50 ("drm/i915: always use INTEL_INFO() to access device info")
ed5eb1b78a88 ("drm/i915/reg: abstract display_mmio_offset access")
0258404f9d38 ("drm/i915: start moving runtime device info to a separate struct")
6faf5916e6be ("drm/i915: Remove HW semaphores for gen7 inter-engine synchronisation")
167bc759e823 ("drm/i915: Restrict PSMI context load w/a to Haswell GT1")
f513ac76530c ("drm/i915/icl: Mind the SFC units when resetting VD or VEBox engines")
57b19d55189b ("drm/i915/icl: Record the valid VDBoxes with SFC capability")
f3ce44a09a15 ("drm/i915: merge gen checks to use range")
cf819eff907a ("drm/i915: replace IS_GEN<N> with IS_GEN(..., N)")
006900087727 ("drm/i915: Rename IS_GEN to IS_GEN_RANGE")
d15f9cdd59ba ("drm/i915/icl: Do not change reserved registers related to PSR2")
517974992593 ("drm/i915: Allocate a common scratch page")
452420d22d5b ("drm/i915: Fuse per-context workaround handling with the common framework")
69bcdecf1af5 ("drm/i915: Move register white-listing to the common workaround framework")
28d6ccce73be ("drm/i915/selftests: Add tests for GT and engine workaround verification")
094304beb4e1 ("drm/i915: Verify GT workaround state after GPU init")
4a15c75c4246 ("drm/i915: Introduce per-engine workarounds")
25d140faaa25 ("drm/i915: Record GT workarounds in a list")
3800960afe15 ("drm/i915: Complete the fences as they are cancelled due to wedging")
