\hypertarget{struct_d_m_a___init_type_def}{}\doxysection{DMA\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


DMA Configuration Structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{Periph\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{Mem\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{Periph\+Data\+Alignment}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{Mem\+Data\+Alignment}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{Mem\+Burst}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}{Periph\+Burst}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}\label{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \mbox{\hyperlink{group___d_m_a_ex___channel__selection}{DMA Channel selection}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00050}{50}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}\label{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Direction@{Direction}}
\index{Direction@{Direction}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Direction}{Direction}}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___data__transfer__direction}{DMA Data transfer direction}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00053}{53}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}\label{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOMode@{FIFOMode}}
\index{FIFOMode@{FIFOMode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOMode}{FIFOMode}}
{\footnotesize\ttfamily uint32\+\_\+t FIFOMode}

Specifies if the FIFO mode or Direct mode will be used for the specified stream. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode}{DMA FIFO direct mode}} \begin{DoxyNote}{Note}
The Direct mode (FIFO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected stream ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00077}{77}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}\label{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOThreshold@{FIFOThreshold}}
\index{FIFOThreshold@{FIFOThreshold}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOThreshold}{FIFOThreshold}}
{\footnotesize\ttfamily uint32\+\_\+t FIFOThreshold}

Specifies the FIFO threshold level. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level}{DMA FIFO threshold level}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00082}{82}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}\label{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemBurst@{MemBurst}}
\index{MemBurst@{MemBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemBurst}{MemBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___memory__burst}{DMA Memory burst}} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00085}{85}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}\label{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemDataAlignment@{MemDataAlignment}}
\index{MemDataAlignment@{MemDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemDataAlignment}{MemDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Data\+Alignment}

Specifies the Memory data width. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___memory__data__size}{DMA Memory data size}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}\label{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemInc@{MemInc}}
\index{MemInc@{MemInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemInc}{MemInc}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___memory__incremented__mode}{DMA Memory incremented mode}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00060}{60}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\label{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the operation mode of the DMAy Streamx. This parameter can be a value of \mbox{\hyperlink{group___d_m_a__mode}{DMA mode}} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}\label{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphBurst@{PeriphBurst}}
\index{PeriphBurst@{PeriphBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphBurst}{PeriphBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___peripheral__burst}{DMA Peripheral burst}} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00091}{91}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}\label{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphDataAlignment@{PeriphDataAlignment}}
\index{PeriphDataAlignment@{PeriphDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphDataAlignment}{PeriphDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Data\+Alignment}

Specifies the Peripheral data width. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___peripheral__data__size}{DMA Peripheral data size}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00063}{63}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}\label{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphInc@{PeriphInc}}
\index{PeriphInc@{PeriphInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphInc}{PeriphInc}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___peripheral__incremented__mode}{DMA Peripheral incremented mode}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00057}{57}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}\label{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Priority@{Priority}}
\index{Priority@{Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Priority}{Priority}}
{\footnotesize\ttfamily uint32\+\_\+t Priority}

Specifies the software priority for the DMAy Streamx. This parameter can be a value of \mbox{\hyperlink{group___d_m_a___priority__level}{DMA Priority level}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__dma_8h}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
