ARM GAS  /tmp/ccimCHeq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"quadspi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_QUADSPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_QUADSPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_QUADSPI1_Init:
  27              	.LFB1438:
  28              		.file 1 "Core/Src/quadspi.c"
   1:Core/Src/quadspi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/quadspi.c **** /**
   3:Core/Src/quadspi.c ****   ******************************************************************************
   4:Core/Src/quadspi.c ****   * @file    quadspi.c
   5:Core/Src/quadspi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/quadspi.c ****   *          of the QUADSPI instances.
   7:Core/Src/quadspi.c ****   ******************************************************************************
   8:Core/Src/quadspi.c ****   * @attention
   9:Core/Src/quadspi.c ****   *
  10:Core/Src/quadspi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/quadspi.c ****   * All rights reserved.
  12:Core/Src/quadspi.c ****   *
  13:Core/Src/quadspi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/quadspi.c ****   * in the root directory of this software component.
  15:Core/Src/quadspi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/quadspi.c ****   *
  17:Core/Src/quadspi.c ****   ******************************************************************************
  18:Core/Src/quadspi.c ****   */
  19:Core/Src/quadspi.c **** /* USER CODE END Header */
  20:Core/Src/quadspi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/quadspi.c **** #include "quadspi.h"
  22:Core/Src/quadspi.c **** 
  23:Core/Src/quadspi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/quadspi.c **** 
  25:Core/Src/quadspi.c **** /* USER CODE END 0 */
  26:Core/Src/quadspi.c **** 
  27:Core/Src/quadspi.c **** QSPI_HandleTypeDef hqspi1;
  28:Core/Src/quadspi.c **** 
  29:Core/Src/quadspi.c **** /* QUADSPI1 init function */
  30:Core/Src/quadspi.c **** void MX_QUADSPI1_Init(void)
ARM GAS  /tmp/ccimCHeq.s 			page 2


  31:Core/Src/quadspi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/quadspi.c **** 
  33:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 0 */
  34:Core/Src/quadspi.c **** 
  35:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 0 */
  36:Core/Src/quadspi.c **** 
  37:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 1 */
  38:Core/Src/quadspi.c **** 
  39:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 1 */
  40:Core/Src/quadspi.c ****   hqspi1.Instance = QUADSPI;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/quadspi.c ****   hqspi1.Init.ClockPrescaler = 255;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 30 is_stmt 0 view .LVU4
  45 0008 FF23     		movs	r3, #255
  46 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/quadspi.c ****   hqspi1.Init.FifoThreshold = 1;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 29 is_stmt 0 view .LVU6
  49 000c 0122     		movs	r2, #1
  50 000e 8260     		str	r2, [r0, #8]
  43:Core/Src/quadspi.c ****   hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 30 is_stmt 0 view .LVU8
  53 0010 0023     		movs	r3, #0
  54 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/quadspi.c ****   hqspi1.Init.FlashSize = 1;
  55              		.loc 1 44 3 is_stmt 1 view .LVU9
  56              		.loc 1 44 25 is_stmt 0 view .LVU10
  57 0014 0261     		str	r2, [r0, #16]
  45:Core/Src/quadspi.c ****   hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
  58              		.loc 1 45 3 is_stmt 1 view .LVU11
  59              		.loc 1 45 34 is_stmt 0 view .LVU12
  60 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/quadspi.c ****   hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
  61              		.loc 1 46 3 is_stmt 1 view .LVU13
  62              		.loc 1 46 25 is_stmt 0 view .LVU14
  63 0018 8361     		str	r3, [r0, #24]
  47:Core/Src/quadspi.c ****   hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 23 is_stmt 0 view .LVU16
  66 001a C361     		str	r3, [r0, #28]
  48:Core/Src/quadspi.c ****   hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccimCHeq.s 			page 3


  68              		.loc 1 48 25 is_stmt 0 view .LVU18
  69 001c 0362     		str	r3, [r0, #32]
  49:Core/Src/quadspi.c ****   if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 7 is_stmt 0 view .LVU20
  72 001e FFF7FEFF 		bl	HAL_QSPI_Init
  73              	.LVL0:
  74              		.loc 1 49 6 view .LVU21
  75 0022 00B9     		cbnz	r0, .L4
  76              	.L1:
  50:Core/Src/quadspi.c ****   {
  51:Core/Src/quadspi.c ****     Error_Handler();
  52:Core/Src/quadspi.c ****   }
  53:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI1_Init 2 */
  54:Core/Src/quadspi.c **** 
  55:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI1_Init 2 */
  56:Core/Src/quadspi.c **** 
  57:Core/Src/quadspi.c **** }
  77              		.loc 1 57 1 view .LVU22
  78 0024 08BD     		pop	{r3, pc}
  79              	.L4:
  51:Core/Src/quadspi.c ****   }
  80              		.loc 1 51 5 is_stmt 1 view .LVU23
  81 0026 FFF7FEFF 		bl	Error_Handler
  82              	.LVL1:
  83              		.loc 1 57 1 is_stmt 0 view .LVU24
  84 002a FBE7     		b	.L1
  85              	.L6:
  86              		.align	2
  87              	.L5:
  88 002c 00000000 		.word	.LANCHOR0
  89 0030 001000A0 		.word	-1610608640
  90              		.cfi_endproc
  91              	.LFE1438:
  93              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_QSPI_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	HAL_QSPI_MspInit:
 101              	.LVL2:
 102              	.LFB1439:
  58:Core/Src/quadspi.c **** 
  59:Core/Src/quadspi.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
  60:Core/Src/quadspi.c **** {
 103              		.loc 1 60 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 120
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 60 1 is_stmt 0 view .LVU26
 108 0000 70B5     		push	{r4, r5, r6, lr}
 109              	.LCFI1:
 110              		.cfi_def_cfa_offset 16
 111              		.cfi_offset 4, -16
 112              		.cfi_offset 5, -12
 113              		.cfi_offset 6, -8
ARM GAS  /tmp/ccimCHeq.s 			page 4


 114              		.cfi_offset 14, -4
 115 0002 9EB0     		sub	sp, sp, #120
 116              	.LCFI2:
 117              		.cfi_def_cfa_offset 136
 118 0004 0446     		mov	r4, r0
  61:Core/Src/quadspi.c **** 
  62:Core/Src/quadspi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 62 3 is_stmt 1 view .LVU27
 120              		.loc 1 62 20 is_stmt 0 view .LVU28
 121 0006 0021     		movs	r1, #0
 122 0008 1991     		str	r1, [sp, #100]
 123 000a 1A91     		str	r1, [sp, #104]
 124 000c 1B91     		str	r1, [sp, #108]
 125 000e 1C91     		str	r1, [sp, #112]
 126 0010 1D91     		str	r1, [sp, #116]
  63:Core/Src/quadspi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 63 3 is_stmt 1 view .LVU29
 128              		.loc 1 63 28 is_stmt 0 view .LVU30
 129 0012 5422     		movs	r2, #84
 130 0014 04A8     		add	r0, sp, #16
 131              	.LVL3:
 132              		.loc 1 63 28 view .LVU31
 133 0016 FFF7FEFF 		bl	memset
 134              	.LVL4:
  64:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 135              		.loc 1 64 3 is_stmt 1 view .LVU32
 136              		.loc 1 64 16 is_stmt 0 view .LVU33
 137 001a 2268     		ldr	r2, [r4]
 138              		.loc 1 64 5 view .LVU34
 139 001c 2C4B     		ldr	r3, .L13
 140 001e 9A42     		cmp	r2, r3
 141 0020 01D0     		beq	.L11
 142              	.LVL5:
 143              	.L7:
  65:Core/Src/quadspi.c ****   {
  66:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  67:Core/Src/quadspi.c **** 
  68:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  69:Core/Src/quadspi.c **** 
  70:Core/Src/quadspi.c ****   /** Initializes the peripherals clocks
  71:Core/Src/quadspi.c ****   */
  72:Core/Src/quadspi.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
  73:Core/Src/quadspi.c ****     PeriphClkInit.QspiClockSelection = RCC_QSPICLKSOURCE_SYSCLK;
  74:Core/Src/quadspi.c **** 
  75:Core/Src/quadspi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  76:Core/Src/quadspi.c ****     {
  77:Core/Src/quadspi.c ****       Error_Handler();
  78:Core/Src/quadspi.c ****     }
  79:Core/Src/quadspi.c **** 
  80:Core/Src/quadspi.c ****     /* QUADSPI clock enable */
  81:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  82:Core/Src/quadspi.c **** 
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
  86:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
  87:Core/Src/quadspi.c ****     PA7     ------> QUADSPI1_BK1_IO2
ARM GAS  /tmp/ccimCHeq.s 			page 5


  88:Core/Src/quadspi.c ****     PB0     ------> QUADSPI1_BK1_IO1
  89:Core/Src/quadspi.c ****     PB1     ------> QUADSPI1_BK1_IO0
  90:Core/Src/quadspi.c ****     PB10     ------> QUADSPI1_CLK
  91:Core/Src/quadspi.c ****     PB11     ------> QUADSPI1_BK1_NCS
  92:Core/Src/quadspi.c ****     PF6     ------> QUADSPI1_BK1_IO3
  93:Core/Src/quadspi.c ****     */
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
  99:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 100:Core/Src/quadspi.c **** 
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 106:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 107:Core/Src/quadspi.c **** 
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 113:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 114:Core/Src/quadspi.c **** 
 115:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 116:Core/Src/quadspi.c **** 
 117:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 118:Core/Src/quadspi.c ****   }
 119:Core/Src/quadspi.c **** }
 144              		.loc 1 119 1 view .LVU35
 145 0022 1EB0     		add	sp, sp, #120
 146              	.LCFI3:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 16
 149              		@ sp needed
 150 0024 70BD     		pop	{r4, r5, r6, pc}
 151              	.LVL6:
 152              	.L11:
 153              	.LCFI4:
 154              		.cfi_restore_state
  72:Core/Src/quadspi.c ****     PeriphClkInit.QspiClockSelection = RCC_QSPICLKSOURCE_SYSCLK;
 155              		.loc 1 72 5 is_stmt 1 view .LVU36
  72:Core/Src/quadspi.c ****     PeriphClkInit.QspiClockSelection = RCC_QSPICLKSOURCE_SYSCLK;
 156              		.loc 1 72 40 is_stmt 0 view .LVU37
 157 0026 4FF48023 		mov	r3, #262144
 158 002a 0493     		str	r3, [sp, #16]
  73:Core/Src/quadspi.c **** 
 159              		.loc 1 73 5 is_stmt 1 view .LVU38
  75:Core/Src/quadspi.c ****     {
 160              		.loc 1 75 5 view .LVU39
  75:Core/Src/quadspi.c ****     {
 161              		.loc 1 75 9 is_stmt 0 view .LVU40
 162 002c 04A8     		add	r0, sp, #16
 163 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccimCHeq.s 			page 6


 164              	.LVL7:
  75:Core/Src/quadspi.c ****     {
 165              		.loc 1 75 8 view .LVU41
 166 0032 0028     		cmp	r0, #0
 167 0034 48D1     		bne	.L12
 168              	.L9:
  81:Core/Src/quadspi.c **** 
 169              		.loc 1 81 5 is_stmt 1 view .LVU42
 170              	.LBB2:
  81:Core/Src/quadspi.c **** 
 171              		.loc 1 81 5 view .LVU43
  81:Core/Src/quadspi.c **** 
 172              		.loc 1 81 5 view .LVU44
 173 0036 274B     		ldr	r3, .L13+4
 174 0038 1A6D     		ldr	r2, [r3, #80]
 175 003a 42F48072 		orr	r2, r2, #256
 176 003e 1A65     		str	r2, [r3, #80]
  81:Core/Src/quadspi.c **** 
 177              		.loc 1 81 5 view .LVU45
 178 0040 1A6D     		ldr	r2, [r3, #80]
 179 0042 02F48072 		and	r2, r2, #256
 180 0046 0092     		str	r2, [sp]
  81:Core/Src/quadspi.c **** 
 181              		.loc 1 81 5 view .LVU46
 182 0048 009A     		ldr	r2, [sp]
 183              	.LBE2:
  81:Core/Src/quadspi.c **** 
 184              		.loc 1 81 5 view .LVU47
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185              		.loc 1 83 5 view .LVU48
 186              	.LBB3:
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 187              		.loc 1 83 5 view .LVU49
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 188              		.loc 1 83 5 view .LVU50
 189 004a DA6C     		ldr	r2, [r3, #76]
 190 004c 42F00102 		orr	r2, r2, #1
 191 0050 DA64     		str	r2, [r3, #76]
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 192              		.loc 1 83 5 view .LVU51
 193 0052 DA6C     		ldr	r2, [r3, #76]
 194 0054 02F00102 		and	r2, r2, #1
 195 0058 0192     		str	r2, [sp, #4]
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 196              		.loc 1 83 5 view .LVU52
 197 005a 019A     		ldr	r2, [sp, #4]
 198              	.LBE3:
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 199              		.loc 1 83 5 view .LVU53
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 200              		.loc 1 84 5 view .LVU54
 201              	.LBB4:
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 202              		.loc 1 84 5 view .LVU55
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 203              		.loc 1 84 5 view .LVU56
 204 005c DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/ccimCHeq.s 			page 7


 205 005e 42F00202 		orr	r2, r2, #2
 206 0062 DA64     		str	r2, [r3, #76]
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 207              		.loc 1 84 5 view .LVU57
 208 0064 DA6C     		ldr	r2, [r3, #76]
 209 0066 02F00202 		and	r2, r2, #2
 210 006a 0292     		str	r2, [sp, #8]
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 211              		.loc 1 84 5 view .LVU58
 212 006c 029A     		ldr	r2, [sp, #8]
 213              	.LBE4:
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 214              		.loc 1 84 5 view .LVU59
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 215              		.loc 1 85 5 view .LVU60
 216              	.LBB5:
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 217              		.loc 1 85 5 view .LVU61
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 218              		.loc 1 85 5 view .LVU62
 219 006e DA6C     		ldr	r2, [r3, #76]
 220 0070 42F02002 		orr	r2, r2, #32
 221 0074 DA64     		str	r2, [r3, #76]
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 222              		.loc 1 85 5 view .LVU63
 223 0076 DB6C     		ldr	r3, [r3, #76]
 224 0078 03F02003 		and	r3, r3, #32
 225 007c 0393     		str	r3, [sp, #12]
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 226              		.loc 1 85 5 view .LVU64
 227 007e 039B     		ldr	r3, [sp, #12]
 228              	.LBE5:
  85:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 229              		.loc 1 85 5 view .LVU65
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230              		.loc 1 94 5 view .LVU66
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231              		.loc 1 94 25 is_stmt 0 view .LVU67
 232 0080 8023     		movs	r3, #128
 233 0082 1993     		str	r3, [sp, #100]
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 95 5 is_stmt 1 view .LVU68
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 95 26 is_stmt 0 view .LVU69
 236 0084 0226     		movs	r6, #2
 237 0086 1A96     		str	r6, [sp, #104]
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238              		.loc 1 96 5 is_stmt 1 view .LVU70
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 96 26 is_stmt 0 view .LVU71
 240 0088 0024     		movs	r4, #0
 241              	.LVL8:
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242              		.loc 1 96 26 view .LVU72
 243 008a 1B94     		str	r4, [sp, #108]
  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 244              		.loc 1 97 5 is_stmt 1 view .LVU73
ARM GAS  /tmp/ccimCHeq.s 			page 8


  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 245              		.loc 1 97 27 is_stmt 0 view .LVU74
 246 008c 1C94     		str	r4, [sp, #112]
  98:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 247              		.loc 1 98 5 is_stmt 1 view .LVU75
  98:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248              		.loc 1 98 31 is_stmt 0 view .LVU76
 249 008e 0A25     		movs	r5, #10
 250 0090 1D95     		str	r5, [sp, #116]
  99:Core/Src/quadspi.c **** 
 251              		.loc 1 99 5 is_stmt 1 view .LVU77
 252 0092 19A9     		add	r1, sp, #100
 253 0094 4FF09040 		mov	r0, #1207959552
 254 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL9:
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 101 5 view .LVU78
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 101 25 is_stmt 0 view .LVU79
 258 009c 40F60343 		movw	r3, #3075
 259 00a0 1993     		str	r3, [sp, #100]
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 102 5 is_stmt 1 view .LVU80
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 102 26 is_stmt 0 view .LVU81
 262 00a2 1A96     		str	r6, [sp, #104]
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 103 5 is_stmt 1 view .LVU82
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 264              		.loc 1 103 26 is_stmt 0 view .LVU83
 265 00a4 1B94     		str	r4, [sp, #108]
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 266              		.loc 1 104 5 is_stmt 1 view .LVU84
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 267              		.loc 1 104 27 is_stmt 0 view .LVU85
 268 00a6 1C94     		str	r4, [sp, #112]
 105:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 269              		.loc 1 105 5 is_stmt 1 view .LVU86
 105:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 270              		.loc 1 105 31 is_stmt 0 view .LVU87
 271 00a8 1D95     		str	r5, [sp, #116]
 106:Core/Src/quadspi.c **** 
 272              		.loc 1 106 5 is_stmt 1 view .LVU88
 273 00aa 19A9     		add	r1, sp, #100
 274 00ac 0A48     		ldr	r0, .L13+8
 275 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 276              	.LVL10:
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277              		.loc 1 108 5 view .LVU89
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 278              		.loc 1 108 25 is_stmt 0 view .LVU90
 279 00b2 4023     		movs	r3, #64
 280 00b4 1993     		str	r3, [sp, #100]
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 109 5 is_stmt 1 view .LVU91
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 109 26 is_stmt 0 view .LVU92
ARM GAS  /tmp/ccimCHeq.s 			page 9


 283 00b6 1A96     		str	r6, [sp, #104]
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284              		.loc 1 110 5 is_stmt 1 view .LVU93
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 285              		.loc 1 110 26 is_stmt 0 view .LVU94
 286 00b8 1B94     		str	r4, [sp, #108]
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 287              		.loc 1 111 5 is_stmt 1 view .LVU95
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 288              		.loc 1 111 27 is_stmt 0 view .LVU96
 289 00ba 1C94     		str	r4, [sp, #112]
 112:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 290              		.loc 1 112 5 is_stmt 1 view .LVU97
 112:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 291              		.loc 1 112 31 is_stmt 0 view .LVU98
 292 00bc 1D95     		str	r5, [sp, #116]
 113:Core/Src/quadspi.c **** 
 293              		.loc 1 113 5 is_stmt 1 view .LVU99
 294 00be 19A9     		add	r1, sp, #100
 295 00c0 0648     		ldr	r0, .L13+12
 296 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 297              	.LVL11:
 298              		.loc 1 119 1 is_stmt 0 view .LVU100
 299 00c6 ACE7     		b	.L7
 300              	.LVL12:
 301              	.L12:
  77:Core/Src/quadspi.c ****     }
 302              		.loc 1 77 7 is_stmt 1 view .LVU101
 303 00c8 FFF7FEFF 		bl	Error_Handler
 304              	.LVL13:
 305 00cc B3E7     		b	.L9
 306              	.L14:
 307 00ce 00BF     		.align	2
 308              	.L13:
 309 00d0 001000A0 		.word	-1610608640
 310 00d4 00100240 		.word	1073876992
 311 00d8 00040048 		.word	1207960576
 312 00dc 00140048 		.word	1207964672
 313              		.cfi_endproc
 314              	.LFE1439:
 316              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_QSPI_MspDeInit
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	HAL_QSPI_MspDeInit:
 324              	.LVL14:
 325              	.LFB1440:
 120:Core/Src/quadspi.c **** 
 121:Core/Src/quadspi.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
 122:Core/Src/quadspi.c **** {
 326              		.loc 1 122 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		.loc 1 122 1 is_stmt 0 view .LVU103
ARM GAS  /tmp/ccimCHeq.s 			page 10


 331 0000 08B5     		push	{r3, lr}
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 3, -8
 335              		.cfi_offset 14, -4
 123:Core/Src/quadspi.c **** 
 124:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 336              		.loc 1 124 3 is_stmt 1 view .LVU104
 337              		.loc 1 124 16 is_stmt 0 view .LVU105
 338 0002 0268     		ldr	r2, [r0]
 339              		.loc 1 124 5 view .LVU106
 340 0004 0B4B     		ldr	r3, .L19
 341 0006 9A42     		cmp	r2, r3
 342 0008 00D0     		beq	.L18
 343              	.LVL15:
 344              	.L15:
 125:Core/Src/quadspi.c ****   {
 126:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 127:Core/Src/quadspi.c **** 
 128:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 129:Core/Src/quadspi.c ****     /* Peripheral clock disable */
 130:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 131:Core/Src/quadspi.c **** 
 132:Core/Src/quadspi.c ****     /**QUADSPI1 GPIO Configuration
 133:Core/Src/quadspi.c ****     PA7     ------> QUADSPI1_BK1_IO2
 134:Core/Src/quadspi.c ****     PB0     ------> QUADSPI1_BK1_IO1
 135:Core/Src/quadspi.c ****     PB1     ------> QUADSPI1_BK1_IO0
 136:Core/Src/quadspi.c ****     PB10     ------> QUADSPI1_CLK
 137:Core/Src/quadspi.c ****     PB11     ------> QUADSPI1_BK1_NCS
 138:Core/Src/quadspi.c ****     PF6     ------> QUADSPI1_BK1_IO3
 139:Core/Src/quadspi.c ****     */
 140:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 141:Core/Src/quadspi.c **** 
 142:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11);
 143:Core/Src/quadspi.c **** 
 144:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6);
 145:Core/Src/quadspi.c **** 
 146:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 147:Core/Src/quadspi.c **** 
 148:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 149:Core/Src/quadspi.c ****   }
 150:Core/Src/quadspi.c **** }
 345              		.loc 1 150 1 view .LVU107
 346 000a 08BD     		pop	{r3, pc}
 347              	.LVL16:
 348              	.L18:
 130:Core/Src/quadspi.c **** 
 349              		.loc 1 130 5 is_stmt 1 view .LVU108
 350 000c 0A4A     		ldr	r2, .L19+4
 351 000e 136D     		ldr	r3, [r2, #80]
 352 0010 23F48073 		bic	r3, r3, #256
 353 0014 1365     		str	r3, [r2, #80]
 140:Core/Src/quadspi.c **** 
 354              		.loc 1 140 5 view .LVU109
 355 0016 8021     		movs	r1, #128
 356 0018 4FF09040 		mov	r0, #1207959552
 357              	.LVL17:
ARM GAS  /tmp/ccimCHeq.s 			page 11


 140:Core/Src/quadspi.c **** 
 358              		.loc 1 140 5 is_stmt 0 view .LVU110
 359 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 360              	.LVL18:
 142:Core/Src/quadspi.c **** 
 361              		.loc 1 142 5 is_stmt 1 view .LVU111
 362 0020 40F60341 		movw	r1, #3075
 363 0024 0548     		ldr	r0, .L19+8
 364 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 365              	.LVL19:
 144:Core/Src/quadspi.c **** 
 366              		.loc 1 144 5 view .LVU112
 367 002a 4021     		movs	r1, #64
 368 002c 0448     		ldr	r0, .L19+12
 369 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 370              	.LVL20:
 371              		.loc 1 150 1 is_stmt 0 view .LVU113
 372 0032 EAE7     		b	.L15
 373              	.L20:
 374              		.align	2
 375              	.L19:
 376 0034 001000A0 		.word	-1610608640
 377 0038 00100240 		.word	1073876992
 378 003c 00040048 		.word	1207960576
 379 0040 00140048 		.word	1207964672
 380              		.cfi_endproc
 381              	.LFE1440:
 383              		.global	hqspi1
 384              		.section	.bss.hqspi1,"aw",%nobits
 385              		.align	2
 386              		.set	.LANCHOR0,. + 0
 389              	hqspi1:
 390 0000 00000000 		.space	76
 390      00000000 
 390      00000000 
 390      00000000 
 390      00000000 
 391              		.text
 392              	.Letext0:
 393              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 394              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 395              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 396              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 397              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 398              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 399              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 400              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_qspi.h"
 401              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 402              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 403              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 404              		.file 13 "Core/Inc/main.h"
 405              		.file 14 "Core/Inc/quadspi.h"
 406              		.file 15 "<built-in>"
ARM GAS  /tmp/ccimCHeq.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 quadspi.c
     /tmp/ccimCHeq.s:20     .text.MX_QUADSPI1_Init:0000000000000000 $t
     /tmp/ccimCHeq.s:26     .text.MX_QUADSPI1_Init:0000000000000000 MX_QUADSPI1_Init
     /tmp/ccimCHeq.s:88     .text.MX_QUADSPI1_Init:000000000000002c $d
     /tmp/ccimCHeq.s:94     .text.HAL_QSPI_MspInit:0000000000000000 $t
     /tmp/ccimCHeq.s:100    .text.HAL_QSPI_MspInit:0000000000000000 HAL_QSPI_MspInit
     /tmp/ccimCHeq.s:309    .text.HAL_QSPI_MspInit:00000000000000d0 $d
     /tmp/ccimCHeq.s:317    .text.HAL_QSPI_MspDeInit:0000000000000000 $t
     /tmp/ccimCHeq.s:323    .text.HAL_QSPI_MspDeInit:0000000000000000 HAL_QSPI_MspDeInit
     /tmp/ccimCHeq.s:376    .text.HAL_QSPI_MspDeInit:0000000000000034 $d
     /tmp/ccimCHeq.s:389    .bss.hqspi1:0000000000000000 hqspi1
     /tmp/ccimCHeq.s:385    .bss.hqspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_QSPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
