# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCD to SSD_dataflow_with testbench.srcs/sources_1/new/BCD to SSD_dataflow_with testbench.vhd" \
"../../../../BCD to SSD_dataflow_with testbench.srcs/sim_1/new/BCD2SSD_tb.vhd" \

# Do not sort compile order
nosort
