
*** Running vivado
    with args -log sevenseg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenseg.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sevenseg.tcl -notrace
Command: synth_design -top sevenseg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 73337 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.945 ; gain = 203.688 ; free physical = 3983 ; free virtual = 25902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sevenseg' [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/7seg.vhd:41]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:34' bound to instance 'count1' of component 'bcd' [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/7seg.vhd:52]
INFO: [Synth 8-638] synthesizing module 'bcd' [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:42]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:55]
WARNING: [Synth 8-614] signal 'ld' is read in the process but is not in the sensitivity list [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:55]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'bcd' (1#1) [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/bcd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (2#1) [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/sources_1/new/7seg.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.695 ; gain = 265.438 ; free physical = 3924 ; free virtual = 25846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.695 ; gain = 265.438 ; free physical = 3917 ; free virtual = 25839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.695 ; gain = 265.438 ; free physical = 3917 ; free virtual = 25839
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.695 ; gain = 0.000 ; free physical = 3913 ; free virtual = 25835
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/constrs_1/imports/vivadoProjekti/Basys3_Master.xdc]
Finished Parsing XDC File [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/constrs_1/imports/vivadoProjekti/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.srcs/constrs_1/imports/vivadoProjekti/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sevenseg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sevenseg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.508 ; gain = 0.000 ; free physical = 3809 ; free virtual = 25746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1980.508 ; gain = 0.000 ; free physical = 3809 ; free virtual = 25746
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3914 ; free virtual = 25852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3914 ; free virtual = 25851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3914 ; free virtual = 25852
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3915 ; free virtual = 25854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count1/nx_state[1]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\count1/nx_state[0]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count1/nx_state[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count1/nx_state[3]_C )
WARNING: [Synth 8-3332] Sequential element (count1/nx_state[3]_C) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (count1/nx_state[2]_C) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (count1/nx_state[1]_C) is unused and will be removed from module sevenseg.
WARNING: [Synth 8-3332] Sequential element (count1/nx_state[0]_P) is unused and will be removed from module sevenseg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3913 ; free virtual = 25855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3790 ; free virtual = 25735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3790 ; free virtual = 25735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3785 ; free virtual = 25730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3785 ; free virtual = 25730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT4 |     9|
|4     |LUT5 |     2|
|5     |LUT6 |     8|
|6     |FDCE |     1|
|7     |FDPE |     3|
|8     |FDRE |     4|
|9     |LDC  |     4|
|10    |IBUF |     8|
|11    |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
|2     |  count1 |bcd    |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3786 ; free virtual = 25731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1980.508 ; gain = 265.438 ; free physical = 3784 ; free virtual = 25729
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1980.508 ; gain = 402.250 ; free physical = 3784 ; free virtual = 25729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.508 ; gain = 0.000 ; free physical = 3860 ; free virtual = 25805
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.414 ; gain = 0.000 ; free physical = 3898 ; free virtual = 25843
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1992.414 ; gain = 510.586 ; free physical = 3983 ; free virtual = 25928
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.414 ; gain = 0.000 ; free physical = 3983 ; free virtual = 25928
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti/vivado/7seg/7seg.runs/synth_1/sevenseg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sevenseg_utilization_synth.rpt -pb sevenseg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 18:32:35 2025...
