// Seed: 2852422130
module module_0;
  assign id_1[1] = 1;
  logic [7:0] id_2;
  assign id_2[1 : 1-1] = id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11
);
  assign id_8 = 1;
  or primCall (id_2, id_3, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
