{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 18:11:51 2008 " "Info: Processing started: Fri Jun 13 18:11:51 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Decoder -c Decoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN1 OUTPUT\[0\] 10.100 ns Longest " "Info: Longest tpd from source pin \"IN1\" to destination pin \"OUTPUT\[0\]\" is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns IN1 1 PIN PIN_44 25 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_44; Fanout = 25; PIN Node = 'IN1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "Decoder.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Decoder/Decoder.bdf" { { 168 8 176 184 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(4.600 ns) 8.300 ns Decoder0:inst4\|OUT0~99 2 COMB LC19 1 " "Info: 2: + IC(1.600 ns) + CELL(4.600 ns) = 8.300 ns; Loc. = LC19; Fanout = 1; COMB Node = 'Decoder0:inst4\|OUT0~99'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { IN1 Decoder0:inst4|OUT0~99 } "NODE_NAME" } } { "DecoderVhdl.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Decoder/DecoderVhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.100 ns OUTPUT\[0\] 3 PIN PIN_39 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.100 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'OUTPUT\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Decoder0:inst4|OUT0~99 OUTPUT[0] } "NODE_NAME" } } { "Decoder.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Decoder/Decoder.bdf" { { 1168 792 968 1184 "OUTPUT\[0\]" "" } { 1184 792 968 1200 "OUTPUT\[1\]" "" } { 1200 792 968 1216 "OUTPUT\[2\]" "" } { 1216 792 968 1232 "OUTPUT\[3\]" "" } { 1160 608 792 1176 "OUTPUT\[0\]" "" } { 1176 608 792 1192 "OUTPUT\[1\]" "" } { 1192 608 792 1208 "OUTPUT\[2\]" "" } { 1208 608 792 1224 "OUTPUT\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 84.16 % ) " "Info: Total cell delay = 8.500 ns ( 84.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 15.84 % ) " "Info: Total interconnect delay = 1.600 ns ( 15.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { IN1 Decoder0:inst4|OUT0~99 OUTPUT[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { IN1 IN1~out Decoder0:inst4|OUT0~99 OUTPUT[0] } { 0.000ns 0.000ns 1.600ns 0.000ns } { 0.000ns 2.100ns 4.600ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 18:11:51 2008 " "Info: Processing ended: Fri Jun 13 18:11:51 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
