module tb_n_bit_down_counter;

reg clk, reset, enable;
wire [3:0] count;

n_bit_down_counter #(4) uut (
    .clk(clk),
    .reset(reset),
    .enable(enable),
    .count(count);)

// Clock generator
always #5 clk = ~clk;

initial begin
    $monitor("Time=%0t | Reset=%b Enable=%b Count=%b", $time, reset, enable, count);
    
    clk = 0; reset = 1; enable = 0;
    #10 reset = 0; enable = 1;

    #100 enable = 0;
    #20  enable = 1;
#50 $finish;
end
endmodule
