Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Mon Jul  9 15:43:31 2018
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mpmc;v=v6_06_a;d=mpmc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing readcop_0_to_microblaze_0.jpg.....
Rasterizing microblaze_0_to_readcop_0.jpg.....
Rasterizing vgain_0_to_microblaze_0.jpg.....
Rasterizing sobelcop_0_to_microblaze_0.jpg.....
Rasterizing microblaze_0_to_sobelcop_0.jpg.....
Rasterizing vgain_0.jpg.....
Rasterizing microblaze_0_to_vgain_0.jpg.....
Rasterizing readcop_0.jpg.....
Rasterizing sobelcop_0.jpg.....
Rasterizing system_blkd.jpg.....
org.apache.batik.transcoder.TranscoderException: null
Enclosed Exception:
file:/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filte
r/dviproj/__xps/.dswkshop/system_blkd.svg:-1
The attribute "width" of the element <rect> can not be negative
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/pcores/vgain_v1_00_a/data/vgain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/pcores/readcop_v1_00_a/data/readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/
   dviproj/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 301 - Copying (BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 334 - Copying (BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 356 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 183 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 59 - Running XST synthesis
INSTANCE:mb_plb -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 109 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 118 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 228 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 265 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 277 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 322 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 356 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 59 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 93 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/ddr2_sdram_wrapper/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 183 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 241 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/readcop_0_to_microblaze_0_wrapper/system_readcop_0_to_micro
blaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 253 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/microblaze_0_to_readcop_0_wrapper/system_microblaze_0_to_re
adcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 265 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/vgain_0_to_microblaze_0_wrapper/system_vgain_0_to_microblaz
e_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 277 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_to_microblaze_0_wrapper/system_sobelcop_0_to_mic
roblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 289 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/microblaze_0_to_sobelcop_0_wrapper/system_microblaze_0_to_s
obelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 301 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/vgain_0_wrapper/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/vgain_0_wrapper/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 322 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/microblaze_0_to_vgain_0_wrapper/system_microblaze_0_to_vgai
n_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 334 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/readcop_0_wrapper/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/readcop_0_wrapper/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/system.mhs line 356 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_wrapper/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_wrapper/fifo_generator_v9_4.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_wrapper/chipscope_ila.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_wrapper/chipscope_icon.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/sobelcop_0_wrapper/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 418.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation 

Using Flow File:
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/fpga.flw 
Using Option File(s): 
 /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_wrapper.ngc"...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ncf" to module
"readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ncf" to module
"microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ncf" to module
"vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ncf" to module
"sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ncf" to module
"microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ncf" to module
"microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  38 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 36 secs 
Total CPU  time at the beginning of Placer: 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:80e2682a) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = 0.90, VCCO = 1.80, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<8>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<9>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<10>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<11>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<20>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<12>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<21>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<13>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<22>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<14>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<23>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<15>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<16>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<17>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<18>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<19>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DM_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DM_pin<2>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<0>
   	fpga_0_DDR2_SDRAM_DDR2_Clk_pin<0>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:80e2682a) REAL time: 40 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 40 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings : 322
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
system.make:135: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul  9 16:00:06 2018
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/fpga.flw 
Using Option File(s): 
 /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_wrapper.ngc"...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ncf" to module
"readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ncf" to module
"microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ncf" to module
"vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ncf" to module
"sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ncf" to module
"microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ncf" to module
"microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  39 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 34 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:80e2682a) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = 0.90, VCCO = 1.80, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<8>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<9>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<10>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<11>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<20>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<12>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<21>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<13>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<22>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<14>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<23>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<15>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<16>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<17>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<18>
   	fpga_0_DDR2_SDRAM_DDR2_DQ_pin<19>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DM_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DM_pin<2>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
   	fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 21
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<0>
   	fpga_0_DDR2_SDRAM_DDR2_Clk_pin<0>

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	GPIO_LED<3>
   	GPIO_LED<5>
   	GPIO_LED<6>
   	GPIO_LED<7>

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:80e2682a) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 37 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings : 322
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
system.make:135: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul  9 16:15:00 2018
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/fpga.flw 
Using Option File(s): 
 /home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dvi
proj/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system.ngc" ...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_wrapper.ngc"...
Loading design module
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_wrapper.ngc"...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_readcop_0_to_microblaze_0_wrapper.ncf" to module
"readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_readcop_0_wrapper.ncf" to module
"microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_vgain_0_to_microblaze_0_wrapper.ncf" to module
"vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_sobelcop_0_to_microblaze_0_wrapper.ncf" to module
"sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_sobelcop_0_wrapper.ncf" to module
"microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dv
iproj/implementation/system_microblaze_0_to_vgain_0_wrapper.ncf" to module
"microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  39 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:80e2682a) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:80e2682a) REAL time: 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a656c2ce) REAL time: 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:1c0420a2) REAL time: 40 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:1c0420a2) REAL time: 1 mins 9 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:1c0420a2) REAL time: 1 mins 9 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:18dc98df) REAL time: 1 mins 10 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:18dc98df) REAL time: 1 mins 10 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:18dc98df) REAL time: 1 mins 10 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:18dc98df) REAL time: 1 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:18dc98df) REAL time: 1 mins 11 secs 

Phase 12.8  Global Placement
.........................................................................................................................................
...............
.............................................................................................................................................................................
................
................
................
Phase 12.8  Global Placement (Checksum:e069fa83) REAL time: 1 mins 43 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:e069fa83) REAL time: 1 mins 43 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e069fa83) REAL time: 1 mins 44 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5363c8cc) REAL time: 2 mins 23 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5363c8cc) REAL time: 2 mins 23 secs 

Phase 17.34  Placement Validation
WARNING:Place:914 - Local congestion has been detected at location SLICE_X105Y6. There is a limitation that if the CI or
   BI pin in a CLB is used, the DX/CX or AX/BX pin respectively cannot be driven by a BUFG. This will lead to an
   unroutable situation.  Please set environment variable XIL_PAR_ENABLE_CHKCIBIPINS to 1 and re-run placer.
Phase 17.34  Placement Validation (Checksum:5363c8cc) REAL time: 2 mins 24 secs 

Total REAL time to Placer completion: 2 mins 24 secs 
Total CPU  time to Placer completion: 2 mins 24 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  332
Slice Logic Utilization:
  Number of Slice Registers:                 8,486 out of  69,120   12%
    Number used as Flip Flops:               8,442
    Number used as Latches:                     28
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      7,311 out of  69,120   10%
    Number used as logic:                    6,681 out of  69,120    9%
      Number using O6 output only:           5,994
      Number using O5 output only:             394
      Number using O5 and O6:                  293
    Number used as Memory:                     564 out of  17,920    3%
      Number used as Dual Port RAM:            172
        Number using O5 output only:             6
        Number using O5 and O6:                166
      Number used as Shift Register:           392
        Number using O6 output only:           390
        Number using O5 output only:             2
    Number used as exclusive route-thru:        66
  Number of route-thrus:                       496
    Number using O6 output only:               457
    Number using O5 output only:                36
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,363 out of  17,280   25%
  Number of LUT Flip Flop pairs used:       11,450
    Number with an unused Flip Flop:         2,964 out of  11,450   25%
    Number with an unused LUT:               4,139 out of  11,450   36%
    Number of fully used LUT-FF pairs:       4,347 out of  11,450   37%
    Number of unique control sets:             881
    Number of slice register sites lost
      to control set restrictions:           1,896 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     640   27%
    Number of LOCed IOBs:                      177 out of     177  100%
    IOB Flip Flops:                            291

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     145 out of     148   97%
    Number using BlockRAM only:                145
    Total primitives used:
      Number of 36k BlockRAM used:             135
      Number of 18k BlockRAM used:              20
    Total Memory used (KB):                  5,220 out of   5,328   97%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.57

Peak Memory Usage:  1280 MB
Total REAL time to MAP completion:  2 mins 33 secs 
Total CPU time to MAP completion:   2 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           8 out of 32     25%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                        76 out of 800     9%
      Number of LOCed ILOGICs                8 out of 76     10%

   Number of External IOBs                 177 out of 640    27%
      Number of LOCed IOBs                 177 out of 177   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       136 out of 800    17%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                      10 out of 148     6%
   Number of RAMB36_EXPs                   135 out of 148    91%
   Number of Slices                       4363 out of 17280  25%
   Number of Slice Registers              8486 out of 69120  12%
      Number used as Flip Flops           8442
      Number used as Latches                28
      Number used as LatchThrus             16

   Number of Slice LUTS                   7311 out of 69120  10%
   Number of Slice LUT-Flip Flop pairs   11450 out of 69120  16%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 64079 unrouted;      REAL time: 24 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 47610 unrouted;      REAL time: 27 secs 

Phase  3  : 14453 unrouted;      REAL time: 46 secs 

Phase  4  : 14592 unrouted; (Setup:60730, Hold:322434, Component Switching Limit:0)     REAL time: 56 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:77635, Hold:308702, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  6  : 0 unrouted; (Setup:70522, Hold:308390, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:51911, Hold:329600, Component Switching Limit:0)     REAL time: 2 mins 4 secs 

Updating file: system.ncd with current fully routed design.

Phase  8  : 0 unrouted; (Setup:51002, Hold:329603, Component Switching Limit:0)     REAL time: 2 mins 16 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 59 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:BX -4350
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:AX -4348
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:AX -4344
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:BX -4339
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:BX -4337
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:DX -4336
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:CX -4336
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:CX -4334
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:CX -4326
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:AX -4173
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:DX -4169
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:DX -4166
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><12>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><12>:DX -3954
	sobelcop_0/sobelcop_0/topr/conv/output<1>:DQ -> sobelcop_0/sobelcop_0/data_84<51>:BX -3735
	sobelcop_0/sobelcop_0/topr/conv/output<1>:BQ -> sobelcop_0/sobelcop_0/data_84<51>:AX -3729
	sobelcop_0/sobelcop_0/topr/conv/output<5>:DQ -> sobelcop_0/sobelcop_0/data_84<55>:BX -3640
	sobelcop_0/sobelcop_0/topr/conv/output<3>:DQ -> sobelcop_0/sobelcop_0/data_84<51>:DX -3603
	sobelcop_0/sobelcop_0/topr/conv/output<3>:BQ -> sobelcop_0/sobelcop_0/data_84<51>:CX -3448
	sobelcop_0/sobelcop_0/topr/conv/output<7>:DQ -> sobelcop_0/sobelcop_0/data_84<55>:DX -3436
	sobelcop_0/sobelcop_0/topr/conv/output<5>:BQ -> sobelcop_0/sobelcop_0/data_84<55>:AX -3412


Phase  9  : 0 unrouted; (Setup:51002, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 17 secs 

Phase 10  : 0 unrouted; (Setup:39421, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 21 secs 
Total REAL time to Router completion: 2 mins 21 secs 
Total CPU time to Router completion: 2 mins 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   | 1699 |  0.682     |  2.211      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 2024 |  0.670     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   70 |  0.421     |  2.003      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  164 |  0.291     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|         0/rdy_state |BUFGCTRL_X0Y31| No   |   97 |  0.544     |  2.192      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_IN_DATA_CLK_BUFG |              |      |      |            |             |
|                   P | BUFGCTRL_X0Y4| No   |  105 |  0.377     |  2.050      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                  0> |BUFGCTRL_X0Y30| No   |  105 |  0.575     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|     GPIO_LED_0_OBUF |         Local|      |   46 |  1.317     |  2.559      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  1.255      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.290     |  4.117      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                 13> |         Local|      |    5 |  0.000     |  0.494      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topg/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.504      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topb/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topr/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.476      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 39421 (Setup: 39421, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.628ns|    17.256ns|     136|       39124
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.016ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.134ns|     8.134ns|       4|         297
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.004ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.026ns|     1.874ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.999ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.142ns|     4.858ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.449ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.225ns|     4.775ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.353ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.356ns|     3.644ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.065ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.648ns|     5.802ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.476ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.106ns|     1.894ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.134ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.270ns|     1.730ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.012ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_sobelcop_0_to_microblaze_0  | SETUP       |     9.376ns|     6.624ns|       0|           0
  = MAXDELAY FROM TIMEGRP         "sobelcop | HOLD        |     1.319ns|            |       0|           0
  _0_to_microblaze_0_fsl" 16 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readcop_0_to_microblaze_0 = | SETUP       |     9.634ns|     6.366ns|       0|           0
   MAXDELAY FROM TIMEGRP         "readcop_0 | HOLD        |     1.460ns|            |       0|           0
  _to_microblaze_0_fsl" 16 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_vgain_0_to_microblaze_0 = M | SETUP       |     9.669ns|     6.331ns|       0|           0
  AXDELAY FROM TIMEGRP         "vgain_0_to_ | HOLD        |     1.465ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.785ns|            0|          140|            0|      3281661|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.775ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.858ns|          N/A|            0|            0|           64|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.644ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.730ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.894ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.802ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      8.134ns|          N/A|            4|            0|        47275|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     17.256ns|          N/A|          136|            0|      3232990|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 27 secs 
Total CPU time to PAR completion: 2 mins 37 secs 

Peak Memory Usage:  1249 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 140 errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 140  Score: 39421 (Setup/Max: 39421, Hold: 0)

Constraints cover 3282377 paths, 16 nets, and 45637 connections

Design statistics:
   Minimum period:  17.256ns (Maximum frequency:  57.951MHz)
   Maximum path delay from/to any node:   6.624ns
   Maximum net delay:   0.835ns


Analysis completed Mon Jul  9 16:21:19 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 24 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Jul  9 16:21:30 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X3Y29' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X3Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X3Y31' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X2Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X4Y28' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X4Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X4Y29' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X4Y27' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X3Y22' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X2Y25' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X3Y27' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X3Y28' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net GPIO_LED_0_OBUF is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/chipscope_control<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topg/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topb/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topr/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sobelcop_0/sobelcop_0/write_conv_signal/state_FSM_FFd3/sobelcop_0/sobelcop_0
   /write_conv_signal/state_FSM_FFd3_rt> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Mon Jul  9 16:41:46 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul  9 16:42:33 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter-git/dviproj/etc/system.filters
Done writing Tab View settings to:
	/home/nitish/Desktop/fresh/FPGASummerProject18-master/cs150-master-no-filter-git/dviproj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.filters
Done writing Tab View settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Mon Jul  9 16:58:54 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/vgain_v1_00_a/data/vg
   ain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/readcop_v1_00_a/data/
   readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Copying
(BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Copying
(BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 118 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 79 - Running XST synthesis
INSTANCE:ilmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
86 - Running XST synthesis
INSTANCE:dlmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 100 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 118 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 125 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
XST synthesis
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
XST synthesis
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
XST synthesis
INSTANCE:vgain_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 86 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 93 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ddr2_sdram_wrap
per/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_to_mi
croblaze_0_wrapper/system_readcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_readcop_0_wrapper/system_microblaze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_to_micr
oblaze_0_wrapper/system_vgain_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_to_m
icroblaze_0_wrapper/system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_sobelcop_0_wrapper/system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_vgain_0_wrapper/system_microblaze_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_4.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_ila.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_icon.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 370.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation 

Using Flow File:
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/fpga.flw 
Using Option File(s): 
 /home/apurvan/Projects/chipscope_xps_gpio-master/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ddr2_sdr
am_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_wrapper.ngc"...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ncf" to module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ncf" to module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ncf" to module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ncf" to module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ncf" to module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ncf" to module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3289a4db) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:3289a4db) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2a61d508) REAL time: 37 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c1e1c270) REAL time: 37 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:c1e1c270) REAL time: 1 mins 4 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:c1e1c270) REAL time: 1 mins 5 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:91be9335) REAL time: 1 mins 6 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:91be9335) REAL time: 1 mins 6 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:91be9335) REAL time: 1 mins 6 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:91be9335) REAL time: 1 mins 6 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:91be9335) REAL time: 1 mins 6 secs 

Phase 12.8  Global Placement
.................................................................................................................
.............
.....................................................................................
................
.......................
.....................................
Phase 12.8  Global Placement (Checksum:e721f597) REAL time: 1 mins 34 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:e721f597) REAL time: 1 mins 34 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e721f597) REAL time: 1 mins 35 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4b52ae6e) REAL time: 2 mins 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4b52ae6e) REAL time: 2 mins 1 secs 

Phase 17.34  Placement Validation
WARNING:Place:914 - Local congestion has been detected at location SLICE_X69Y27. There is a limitation that if the CI or
   BI pin in a CLB is used, the DX/CX or AX/BX pin respectively cannot be driven by a BUFG. This will lead to an
   unroutable situation.  Please set environment variable XIL_PAR_ENABLE_CHKCIBIPINS to 1 and re-run placer.
Phase 17.34  Placement Validation (Checksum:4b52ae6e) REAL time: 2 mins 1 secs 

Total REAL time to Placer completion: 2 mins 2 secs 
Total CPU  time to Placer completion: 2 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  324
Slice Logic Utilization:
  Number of Slice Registers:                 8,285 out of  69,120   11%
    Number used as Flip Flops:               8,249
    Number used as Latches:                     20
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      6,871 out of  69,120    9%
    Number used as logic:                    6,289 out of  69,120    9%
      Number using O6 output only:           5,688
      Number using O5 output only:             332
      Number using O5 and O6:                  269
    Number used as Memory:                     528 out of  17,920    2%
      Number used as Dual Port RAM:            136
        Number using O5 output only:             6
        Number using O5 and O6:                130
      Number used as Shift Register:           392
        Number using O6 output only:           390
        Number using O5 output only:             2
    Number used as exclusive route-thru:        54
  Number of route-thrus:                       391
    Number using O6 output only:               382
    Number using O5 output only:                 6
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,349 out of  17,280   25%
  Number of LUT Flip Flop pairs used:       10,985
    Number with an unused Flip Flop:         2,700 out of  10,985   24%
    Number with an unused LUT:               4,114 out of  10,985   37%
    Number of fully used LUT-FF pairs:       4,171 out of  10,985   37%
    Number of unique control sets:             858
    Number of slice register sites lost
      to control set restrictions:           1,901 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     640   27%
    Number of LOCed IOBs:                      177 out of     177  100%
    IOB Flip Flops:                            291

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     137 out of     148   92%
    Number using BlockRAM only:                137
    Total primitives used:
      Number of 36k BlockRAM used:             133
      Number of 18k BlockRAM used:               7
    Total Memory used (KB):                  4,914 out of   5,328   92%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.57

Peak Memory Usage:  1265 MB
Total REAL time to MAP completion:  2 mins 9 secs 
Total CPU time to MAP completion:   2 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           8 out of 32     25%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                        76 out of 800     9%
      Number of LOCed ILOGICs                8 out of 76     10%

   Number of External IOBs                 177 out of 640    27%
      Number of LOCed IOBs                 177 out of 177   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       136 out of 800    17%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       4 out of 148     2%
   Number of RAMB36_EXPs                   133 out of 148    89%
   Number of Slices                       4349 out of 17280  25%
   Number of Slice Registers              8285 out of 69120  11%
      Number used as Flip Flops           8249
      Number used as Latches                20
      Number used as LatchThrus             16

   Number of Slice LUTS                   6871 out of 69120   9%
   Number of Slice LUT-Flip Flop pairs   10985 out of 69120  15%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 61416 unrouted;      REAL time: 20 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 45582 unrouted;      REAL time: 22 secs 

Phase  3  : 13870 unrouted;      REAL time: 40 secs 

Phase  4  : 13879 unrouted; (Setup:0, Hold:317086, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:304445, Component Switching Limit:0)     REAL time: 57 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:304445, Component Switching Limit:0)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:304445, Component Switching Limit:0)     REAL time: 57 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:304445, Component Switching Limit:0)     REAL time: 57 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 58 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:BX -3810
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:AX -3804
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:BX -3800
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:DX -3800
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><12>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><12>:AX -3797
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:AX -3794
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:AX -3793
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:DX -3790
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:CX -3786
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:BX -3782
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:CX -3779
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:CX -3756
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:DX -3611
	sobelcop_0/sobelcop_0/topg/conv/output<7>:BQ -> sobelcop_0/sobelcop_0/data_84<15>:BX -3240
	sobelcop_0/sobelcop_0/topg/conv/output<7>:DQ -> sobelcop_0/sobelcop_0/data_84<15>:DX -3195
	sobelcop_0/sobelcop_0/topg/conv/output<7>:AQ -> sobelcop_0/sobelcop_0/data_84<15>:AX -3102
	sobelcop_0/sobelcop_0/topg/conv/output<7>:CQ -> sobelcop_0/sobelcop_0/data_84<15>:CX -3081
	sobelcop_0/sobelcop_0/topb/conv/output<7>:AQ -> sobelcop_0/sobelcop_0/data_84<7>:AX -2946
	sobelcop_0/sobelcop_0/topb/conv/output<7>:CQ -> sobelcop_0/sobelcop_0/data_84<7>:CX -2933
	sobelcop_0/sobelcop_0/topg/conv/output<3>:BQ -> sobelcop_0/sobelcop_0/data_84<11>:BX -2764


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 
Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   | 1603 |  0.673     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 2077 |  0.669     |  2.201      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|         0/rdy_state |BUFGCTRL_X0Y31| No   |   97 |  0.585     |  2.192      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_IN_DATA_CLK_BUFG |              |      |      |            |             |
|                   P | BUFGCTRL_X0Y4| No   |  104 |  0.487     |  2.183      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                  0> |BUFGCTRL_X0Y30| No   |  104 |  0.632     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   67 |  0.497     |  2.050      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  165 |  0.298     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  0.962     |  3.211      |
+---------------------+--------------+------+------+------------+-------------+
|     GPIO_LED_0_OBUF |         Local|      |   44 |  0.518     |  2.433      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.918      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topg/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.655      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                 13> |         Local|      |    5 |  0.000     |  0.860      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topb/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.609      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topr/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.463      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.000ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.051ns|    15.898ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.002ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.138ns|     7.862ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.000ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.224ns|     4.776ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.186ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.316ns|     4.684ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.602ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     0.869ns|     4.131ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.185ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.920ns|     5.440ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.461ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.073ns|     1.927ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.236ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.428ns|     1.572ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.083ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readcop_0_to_microblaze_0 = | SETUP       |    10.429ns|     5.571ns|       0|           0
   MAXDELAY FROM TIMEGRP         "readcop_0 | HOLD        |     1.465ns|            |       0|           0
  _to_microblaze_0_fsl" 16 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_sobelcop_0_to_microblaze_0  | SETUP       |    10.457ns|     5.543ns|       0|           0
  = MAXDELAY FROM TIMEGRP         "sobelcop | HOLD        |     1.472ns|            |       0|           0
  _0_to_microblaze_0_fsl" 16 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_vgain_0_to_microblaze_0 = M | SETUP       |    10.835ns|     5.165ns|       0|           0
  AXDELAY FROM TIMEGRP         "vgain_0_to_ | HOLD        |     1.319ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.936ns|            0|            0|            0|       446730|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.776ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.684ns|          N/A|            0|            0|           64|            0|
| TS_MC_GATE_DLY                |      5.000ns|      4.131ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.572ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.927ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.440ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.862ns|          N/A|            0|            0|        46676|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.898ns|          N/A|            0|            0|       398658|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  1149 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 447446 paths, 16 nets, and 43807 connections

Design statistics:
   Minimum period:  15.898ns (Maximum frequency:  62.901MHz)
   Maximum path delay from/to any node:   5.571ns
   Maximum net delay:   0.838ns


Analysis completed Mon Jul  9 17:11:58 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Jul  9 17:12:07 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X2Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X1Y6' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net GPIO_LED_0_OBUF is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topg/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/chipscope_control<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topb/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topr/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sobelcop_0/sobelcop_0/write_conv_signal/state_FSM_FFd3/sobelcop_0/sobelcop_0
   /write_conv_signal/state_FSM_FFd3_rt> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jul  9 17:43:03 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul  9 17:43:09 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/vgain_v1_00_a/data/vg
   ain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/readcop_v1_00_a/data/
   readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Copying
(BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Copying
(BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 118 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 79 - Running XST synthesis
INSTANCE:ilmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
86 - Running XST synthesis
INSTANCE:dlmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 100 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 118 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 125 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
XST synthesis
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
XST synthesis
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
XST synthesis
INSTANCE:vgain_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 86 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 93 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ddr2_sdram_wrap
per/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_to_mi
croblaze_0_wrapper/system_readcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_readcop_0_wrapper/system_microblaze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_to_micr
oblaze_0_wrapper/system_vgain_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_to_m
icroblaze_0_wrapper/system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_sobelcop_0_wrapper/system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_vgain_0_wrapper/system_microblaze_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_4.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_ila.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_icon.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 367.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation 

Using Flow File:
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/fpga.flw 
Using Option File(s): 
 /home/apurvan/Projects/chipscope_xps_gpio-master/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ddr2_sdr
am_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_wrapper.ngc"...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ncf" to module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ncf" to module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ncf" to module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ncf" to module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ncf" to module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ncf" to module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 32 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1444f069) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:1444f069) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1ad213c2) REAL time: 36 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5418ef6a) REAL time: 36 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5418ef6a) REAL time: 1 mins 3 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5418ef6a) REAL time: 1 mins 4 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:582f904b) REAL time: 1 mins 5 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:582f904b) REAL time: 1 mins 5 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:582f904b) REAL time: 1 mins 5 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:582f904b) REAL time: 1 mins 5 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:582f904b) REAL time: 1 mins 6 secs 

Phase 12.8  Global Placement
..........................................................................................................
..........
.....................................................................................................................................................
................
................
...................................................
Phase 12.8  Global Placement (Checksum:dafea7a1) REAL time: 1 mins 34 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:dafea7a1) REAL time: 1 mins 34 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:dafea7a1) REAL time: 1 mins 35 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:bef5ef66) REAL time: 2 mins 1 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:bef5ef66) REAL time: 2 mins 2 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:bef5ef66) REAL time: 2 mins 2 secs 

Total REAL time to Placer completion: 2 mins 3 secs 
Total CPU  time to Placer completion: 2 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  331
Slice Logic Utilization:
  Number of Slice Registers:                 8,318 out of  69,120   12%
    Number used as Flip Flops:               8,274
    Number used as Latches:                     28
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      6,879 out of  69,120    9%
    Number used as logic:                    6,299 out of  69,120    9%
      Number using O6 output only:           5,697
      Number using O5 output only:             332
      Number using O5 and O6:                  270
    Number used as Memory:                     528 out of  17,920    2%
      Number used as Dual Port RAM:            136
        Number using O5 output only:             6
        Number using O5 and O6:                130
      Number used as Shift Register:           392
        Number using O6 output only:           390
        Number using O5 output only:             2
    Number used as exclusive route-thru:        52
  Number of route-thrus:                       391
    Number using O6 output only:               380
    Number using O5 output only:                 8
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,215 out of  17,280   24%
  Number of LUT Flip Flop pairs used:       11,003
    Number with an unused Flip Flop:         2,685 out of  11,003   24%
    Number with an unused LUT:               4,124 out of  11,003   37%
    Number of fully used LUT-FF pairs:       4,194 out of  11,003   38%
    Number of unique control sets:             858
    Number of slice register sites lost
      to control set restrictions:           1,896 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     640   27%
    Number of LOCed IOBs:                      177 out of     177  100%
    IOB Flip Flops:                            291

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     140 out of     148   94%
    Number using BlockRAM only:                140
    Total primitives used:
      Number of 36k BlockRAM used:             135
      Number of 18k BlockRAM used:               8
    Total Memory used (KB):                  5,004 out of   5,328   93%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.57

Peak Memory Usage:  1266 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion:   2 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           8 out of 32     25%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                        76 out of 800     9%
      Number of LOCed ILOGICs                8 out of 76     10%

   Number of External IOBs                 177 out of 640    27%
      Number of LOCed IOBs                 177 out of 177   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       136 out of 800    17%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       5 out of 148     3%
   Number of RAMB36_EXPs                   135 out of 148    91%
   Number of Slices                       4215 out of 17280  24%
   Number of Slice Registers              8318 out of 69120  11%
      Number used as Flip Flops           8274
      Number used as Latches                28
      Number used as LatchThrus             16

   Number of Slice LUTS                   6879 out of 69120   9%
   Number of Slice LUT-Flip Flop pairs   11003 out of 69120  15%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 61539 unrouted;      REAL time: 20 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 45698 unrouted;      REAL time: 22 secs 

Phase  3  : 14140 unrouted;      REAL time: 39 secs 

Phase  4  : 14144 unrouted; (Setup:0, Hold:243443, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:235297, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:235297, Component Switching Limit:0)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:235297, Component Switching Limit:0)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:235297, Component Switching Limit:0)     REAL time: 55 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 35 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:CX -3662
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:BX -3662
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:DX -3652
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:AX -3651
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:BX -3624
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:AX -3623
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:CX -3616
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:DX -3615
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><12>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><12>:CX -3613
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:CX -3588
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:BX -3467
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:DX -3455
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:AX -3440
	sobelcop_0/sobelcop_0/topb/conv/output<3>:AQ -> sobelcop_0/sobelcop_0/data_84<3>:AX -3152
	sobelcop_0/sobelcop_0/topb/conv/output<3>:DQ -> sobelcop_0/sobelcop_0/data_84<3>:DX -3139
	sobelcop_0/sobelcop_0/topb/conv/output<3>:BQ -> sobelcop_0/sobelcop_0/data_84<3>:BX -2996
	sobelcop_0/sobelcop_0/topb/conv/output<3>:CQ -> sobelcop_0/sobelcop_0/data_84<3>:CX -2985
	sobelcop_0/sobelcop_0/topr/conv/output<3>:AQ -> sobelcop_0/sobelcop_0/data_84<51>:AX -2931
	sobelcop_0/sobelcop_0/topr/conv/output<3>:BQ -> sobelcop_0/sobelcop_0/data_84<51>:BX -2930
	sobelcop_0/sobelcop_0/topr/conv/output<3>:CQ -> sobelcop_0/sobelcop_0/data_84<51>:CX -2929


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 
Total REAL time to Router completion: 59 secs 
Total CPU time to Router completion: 1 mins 2 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   | 1586 |  0.673     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 2012 |  0.672     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                  0> |BUFGCTRL_X0Y30| No   |  105 |  0.462     |  2.192      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|         0/rdy_state |BUFGCTRL_X0Y31| No   |   96 |  0.430     |  2.192      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_IN_DATA_CLK_BUFG |              |      |      |            |             |
|                   P | BUFGCTRL_X0Y4| No   |  105 |  0.460     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   69 |  0.342     |  1.895      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.299     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.087     |  3.370      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topr/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topb/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.495      |
+---------------------+--------------+------+------+------------+-------------+
|     GPIO_LED_0_OBUF |         Local|      |   46 |  0.512     |  1.829      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.745      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                 13> |         Local|      |    5 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topg/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.045ns|     7.955ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.214ns|     4.786ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.312ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.468ns|    15.064ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.487ns|     4.513ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.358ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.201ns|     6.049ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.439ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.686ns|     3.314ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.041ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.101ns|     1.899ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.110ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.118ns|     1.882ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.250ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_vgain_0_to_microblaze_0 = M | SETUP       |    10.381ns|     5.619ns|       0|           0
  AXDELAY FROM TIMEGRP         "vgain_0_to_ | HOLD        |     1.462ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_sobelcop_0_to_microblaze_0  | SETUP       |    10.495ns|     5.505ns|       0|           0
  = MAXDELAY FROM TIMEGRP         "sobelcop | HOLD        |     1.478ns|            |       0|           0
  _0_to_microblaze_0_fsl" 16 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readcop_0_to_microblaze_0 = | SETUP       |    10.574ns|     5.426ns|       0|           0
   MAXDELAY FROM TIMEGRP         "readcop_0 | HOLD        |     1.319ns|            |       0|           0
  _to_microblaze_0_fsl" 16 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.944ns|            0|            0|            0|       447384|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.513ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.786ns|          N/A|            0|            0|           64|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.314ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.882ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.899ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.049ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.955ns|          N/A|            0|            0|        47320|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.064ns|          N/A|            0|            0|       398668|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 1 mins 8 secs 

Peak Memory Usage:  1148 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 448100 paths, 16 nets, and 43865 connections

Design statistics:
   Minimum period:  15.064ns (Maximum frequency:  66.383MHz)
   Maximum path delay from/to any node:   5.619ns
   Maximum net delay:   0.835ns


Analysis completed Mon Jul  9 17:56:10 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Jul  9 17:56:19 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X4Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X3Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X2Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X3Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topr/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topb/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net GPIO_LED_0_OBUF is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/chipscope_control<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topg/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sobelcop_0/sobelcop_0/write_conv_signal/state_FSM_FFd3/sobelcop_0/sobelcop_0
   /write_conv_signal/state_FSM_FFd3_rt> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.filters
Done writing Tab View settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Writing filter settings....
Done writing filter settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.filters
Done writing Tab View settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Mon Jul  9 18:45:04 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul  9 18:45:30 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/vgain_v1_00_a/data/vg
   ain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/readcop_v1_00_a/data/
   readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Copying
(BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Copying
(BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 118 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 79 - Running XST synthesis
INSTANCE:ilmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
86 - Running XST synthesis
INSTANCE:dlmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 100 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 118 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 125 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 86 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 93 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ddr2_sdram_wrap
per/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_to_mi
croblaze_0_wrapper/system_readcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_readcop_0_wrapper/system_microblaze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_to_micr
oblaze_0_wrapper/system_vgain_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_to_m
icroblaze_0_wrapper/system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_sobelcop_0_wrapper/system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_vgain_0_wrapper/system_microblaze_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_4.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_ila.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_icon.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 364.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation 

Using Flow File:
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/fpga.flw 
Using Option File(s): 
 /home/apurvan/Projects/chipscope_xps_gpio-master/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ddr2_sdr
am_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_wrapper.ngc"...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ncf" to module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ncf" to module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ncf" to module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ncf" to module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ncf" to module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ncf" to module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 33 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c3cf4b6b) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:c3cf4b6b) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:26e696ea) REAL time: 37 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ab6ac60c) REAL time: 37 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ab6ac60c) REAL time: 1 mins 4 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ab6ac60c) REAL time: 1 mins 4 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:a9bcfdb1) REAL time: 1 mins 5 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:a9bcfdb1) REAL time: 1 mins 5 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:a9bcfdb1) REAL time: 1 mins 5 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:a9bcfdb1) REAL time: 1 mins 6 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a9bcfdb1) REAL time: 1 mins 6 secs 

Phase 12.8  Global Placement
....................................................................................................
..................................................................................................................................................
..........................................................................................................................................................................
................
................
..............................
Phase 12.8  Global Placement (Checksum:89bb130a) REAL time: 1 mins 40 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:89bb130a) REAL time: 1 mins 40 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:89bb130a) REAL time: 1 mins 41 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:ff6e57c1) REAL time: 2 mins 8 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:ff6e57c1) REAL time: 2 mins 9 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:ff6e57c1) REAL time: 2 mins 10 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  367
Slice Logic Utilization:
  Number of Slice Registers:                 8,462 out of  69,120   12%
    Number used as Flip Flops:               8,418
    Number used as Latches:                     28
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      7,003 out of  69,120   10%
    Number used as logic:                    6,421 out of  69,120    9%
      Number using O6 output only:           5,794
      Number using O5 output only:             343
      Number using O5 and O6:                  284
    Number used as Memory:                     528 out of  17,920    2%
      Number used as Dual Port RAM:            136
        Number using O5 output only:             6
        Number using O5 and O6:                130
      Number used as Shift Register:           392
        Number using O6 output only:           390
        Number using O5 output only:             2
    Number used as exclusive route-thru:        54
  Number of route-thrus:                       404
    Number using O6 output only:               394
    Number using O5 output only:                 7
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,260 out of  17,280   24%
  Number of LUT Flip Flop pairs used:       11,205
    Number with an unused Flip Flop:         2,743 out of  11,205   24%
    Number with an unused LUT:               4,202 out of  11,205   37%
    Number of fully used LUT-FF pairs:       4,260 out of  11,205   38%
    Number of unique control sets:             863
    Number of slice register sites lost
      to control set restrictions:           1,896 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     640   27%
    Number of LOCed IOBs:                      177 out of     177  100%
    IOB Flip Flops:                            291

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     148 out of     148  100%
    Number using BlockRAM only:                148
    Total primitives used:
      Number of 36k BlockRAM used:             144
      Number of 18k BlockRAM used:               8
    Total Memory used (KB):                  5,328 out of   5,328  100%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1272 MB
Total REAL time to MAP completion:  2 mins 18 secs 
Total CPU time to MAP completion:   2 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           8 out of 32     25%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                        76 out of 800     9%
      Number of LOCed ILOGICs                8 out of 76     10%

   Number of External IOBs                 177 out of 640    27%
      Number of LOCed IOBs                 177 out of 177   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       136 out of 800    17%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       4 out of 148     2%
   Number of RAMB36_EXPs                   144 out of 148    97%
   Number of Slices                       4260 out of 17280  24%
   Number of Slice Registers              8462 out of 69120  12%
      Number used as Flip Flops           8418
      Number used as Latches                28
      Number used as LatchThrus             16

   Number of Slice LUTS                   7003 out of 69120  10%
   Number of Slice LUT-Flip Flop pairs   11205 out of 69120  16%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 63374 unrouted;      REAL time: 20 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 47212 unrouted;      REAL time: 23 secs 

Phase  3  : 14601 unrouted;      REAL time: 41 secs 

Phase  4  : 14598 unrouted; (Setup:0, Hold:180009, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:177883, Component Switching Limit:0)     REAL time: 59 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:177883, Component Switching Limit:0)     REAL time: 59 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:177883, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:177883, Component Switching Limit:0)     REAL time: 59 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 40 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:BX -3681
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:DX -3678
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:CX -3678
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:AX -3674
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:BX -3673
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:DX -3661
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:AX -3658
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:DX -3648
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:CX -3647
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:BX -3645
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:AX -3645
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:CX -3515
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><12>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><12>:DX -3470
	sobelcop_0/sobelcop_0/topb/conv/output<7>:AQ -> sobelcop_0/sobelcop_0/data_84<39>:AX -3011
	sobelcop_0/sobelcop_0/topb/conv/output<7>:DQ -> sobelcop_0/sobelcop_0/data_84<39>:DX -2902
	sobelcop_0/sobelcop_0/topb/conv/output<7>:CQ -> sobelcop_0/sobelcop_0/data_84<39>:CX -2867
	sobelcop_0/sobelcop_0/topb/conv/output<3>:BQ -> sobelcop_0/sobelcop_0/data_84<35>:BX -2639
	sobelcop_0/sobelcop_0/topb/conv/output<3>:DQ -> sobelcop_0/sobelcop_0/data_84<35>:DX -2630
	sobelcop_0/sobelcop_0/topb/conv/output<7>:BQ -> sobelcop_0/sobelcop_0/data_84<39>:BX -2494
	sobelcop_0/sobelcop_0/topg/conv/output<7>:BQ -> sobelcop_0/sobelcop_0/data_84<15>:BX -2351


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 
Total REAL time to Router completion: 1 mins 3 secs 
Total CPU time to Router completion: 1 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   | 1630 |  0.671     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 2066 |  0.680     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                  0> |BUFGCTRL_X0Y30| No   |  105 |  0.493     |  2.196      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  164 |  0.297     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   69 |  0.301     |  1.845      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_IN_DATA_CLK_BUFG |              |      |      |            |             |
|                   P | BUFGCTRL_X0Y4| No   |  106 |  0.443     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|         0/rdy_state |BUFGCTRL_X0Y31| No   |   97 |  0.428     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|     GPIO_LED_0_OBUF |         Local|      |   46 |  1.285     |  3.264      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topr/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.502      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topb/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.452      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.910     |  3.007      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                 13> |         Local|      |    4 |  0.000     |  1.057      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.877      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topg/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.035ns|     1.865ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.078ns|     4.922ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.156ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.367ns|     7.633ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.000ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.497ns|    15.006ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.874ns|     4.126ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.462ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.589ns|     5.881ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.490ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.907ns|     3.093ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.090ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     2.979ns|     2.021ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.102ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.139ns|     1.861ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.119ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_vgain_0_to_microblaze_0 = M | SETUP       |     9.679ns|     6.321ns|       0|           0
  AXDELAY FROM TIMEGRP         "vgain_0_to_ | HOLD        |     1.465ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_sobelcop_0_to_microblaze_0  | SETUP       |    10.055ns|     5.945ns|       0|           0
  = MAXDELAY FROM TIMEGRP         "sobelcop | HOLD        |     1.424ns|            |       0|           0
  _0_to_microblaze_0_fsl" 16 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readcop_0_to_microblaze_0 = | SETUP       |    10.125ns|     5.875ns|       0|           0
   MAXDELAY FROM TIMEGRP         "readcop_0 | HOLD        |     1.480ns|            |       0|           0
  _to_microblaze_0_fsl" 16 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.844ns|            0|            0|            0|       449423|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.126ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.922ns|          N/A|            0|            0|           64|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.093ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.861ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      2.021ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.881ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.633ns|          N/A|            0|            0|        48422|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.006ns|          N/A|            0|            0|       399605|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 9 secs 
Total CPU time to PAR completion: 1 mins 13 secs 

Peak Memory Usage:  1154 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 450139 paths, 16 nets, and 45424 connections

Design statistics:
   Minimum period:  15.006ns (Maximum frequency:  66.640MHz)
   Maximum path delay from/to any node:   6.321ns
   Maximum net delay:   0.805ns


Analysis completed Mon Jul  9 18:58:42 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Jul  9 18:58:51 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X3Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X2Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X3Y12' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net GPIO_LED_0_OBUF is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topr/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topb/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/chipscope_control<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topg/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sobelcop_0/sobelcop_0/write_conv_signal/state_FSM_FFd3/sobelcop_0/sobelcop_0
   /write_conv_signal/state_FSM_FFd3_rt> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jul  9 19:22:10 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul  9 19:22:17 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/vgain_v1_00_a/data/vg
   ain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/readcop_v1_00_a/data/
   readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Copying
(BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Copying
(BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 118 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 79 - Running XST synthesis
INSTANCE:ilmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
86 - Running XST synthesis
INSTANCE:dlmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 100 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 118 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 125 - Running
XST synthesis
INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 86 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 93 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ddr2_sdram_wrap
per/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_to_mi
croblaze_0_wrapper/system_readcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_readcop_0_wrapper/system_microblaze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_to_micr
oblaze_0_wrapper/system_vgain_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_to_m
icroblaze_0_wrapper/system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_sobelcop_0_wrapper/system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_vgain_0_wrapper/system_microblaze_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_4.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_ila.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_icon.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 369.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation 

Using Flow File:
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/fpga.flw 
Using Option File(s): 
 /home/apurvan/Projects/chipscope_xps_gpio-master/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ddr2_sdr
am_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_wrapper.ngc"...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ncf" to module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ncf" to module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ncf" to module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ncf" to module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ncf" to module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ncf" to module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7eb5b051) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:7eb5b051) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fd2057b7) REAL time: 37 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d9ef0055) REAL time: 37 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d9ef0055) REAL time: 1 mins 5 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d9ef0055) REAL time: 1 mins 5 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:4ee52d36) REAL time: 1 mins 7 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4ee52d36) REAL time: 1 mins 7 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4ee52d36) REAL time: 1 mins 7 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4ee52d36) REAL time: 1 mins 7 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4ee52d36) REAL time: 1 mins 7 secs 

Phase 12.8  Global Placement
.................................................................................................................................
...............................
.......................................................................................................................................................................
................
................
.....................................
Phase 12.8  Global Placement (Checksum:2ef350a4) REAL time: 1 mins 40 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2ef350a4) REAL time: 1 mins 40 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2ef350a4) REAL time: 1 mins 40 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4c9ee4a5) REAL time: 2 mins 8 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4c9ee4a5) REAL time: 2 mins 8 secs 

Phase 17.34  Placement Validation
WARNING:Place:914 - Local congestion has been detected at location SLICE_X16Y8. There is a limitation that if the CI or
   BI pin in a CLB is used, the DX/CX or AX/BX pin respectively cannot be driven by a BUFG. This will lead to an
   unroutable situation.  Please set environment variable XIL_PAR_ENABLE_CHKCIBIPINS to 1 and re-run placer.
Phase 17.34  Placement Validation (Checksum:4c9ee4a5) REAL time: 2 mins 8 secs 

Total REAL time to Placer completion: 2 mins 9 secs 
Total CPU  time to Placer completion: 2 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  368
Slice Logic Utilization:
  Number of Slice Registers:                 8,462 out of  69,120   12%
    Number used as Flip Flops:               8,418
    Number used as Latches:                     28
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      7,003 out of  69,120   10%
    Number used as logic:                    6,422 out of  69,120    9%
      Number using O6 output only:           5,794
      Number using O5 output only:             343
      Number using O5 and O6:                  285
    Number used as Memory:                     528 out of  17,920    2%
      Number used as Dual Port RAM:            136
        Number using O5 output only:             6
        Number using O5 and O6:                130
      Number used as Shift Register:           392
        Number using O6 output only:           390
        Number using O5 output only:             2
    Number used as exclusive route-thru:        53
  Number of route-thrus:                       400
    Number using O6 output only:               393
    Number using O5 output only:                 4
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,502 out of  17,280   26%
  Number of LUT Flip Flop pairs used:       11,293
    Number with an unused Flip Flop:         2,831 out of  11,293   25%
    Number with an unused LUT:               4,290 out of  11,293   37%
    Number of fully used LUT-FF pairs:       4,172 out of  11,293   36%
    Number of unique control sets:             863
    Number of slice register sites lost
      to control set restrictions:           1,896 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     640   27%
    Number of LOCed IOBs:                      177 out of     177  100%
    IOB Flip Flops:                            291

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     148 out of     148  100%
    Number using BlockRAM only:                148
    Total primitives used:
      Number of 36k BlockRAM used:             144
      Number of 18k BlockRAM used:               8
    Total Memory used (KB):                  5,328 out of   5,328  100%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.61

Peak Memory Usage:  1271 MB
Total REAL time to MAP completion:  2 mins 17 secs 
Total CPU time to MAP completion:   2 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           8 out of 32     25%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                        76 out of 800     9%
      Number of LOCed ILOGICs                8 out of 76     10%

   Number of External IOBs                 177 out of 640    27%
      Number of LOCed IOBs                 177 out of 177   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       136 out of 800    17%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       4 out of 148     2%
   Number of RAMB36_EXPs                   144 out of 148    97%
   Number of Slices                       4502 out of 17280  26%
   Number of Slice Registers              8462 out of 69120  12%
      Number used as Flip Flops           8418
      Number used as Latches                28
      Number used as LatchThrus             16

   Number of Slice LUTS                   7003 out of 69120  10%
   Number of Slice LUT-Flip Flop pairs   11293 out of 69120  16%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 20 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 63466 unrouted;      REAL time: 22 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 47264 unrouted;      REAL time: 25 secs 

Phase  3  : 14243 unrouted;      REAL time: 44 secs 

Phase  4  : 14241 unrouted; (Setup:0, Hold:90511, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:96064, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:96064, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:96064, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:96064, Component Switching Limit:0)     REAL time: 1 mins 2 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 13 connections.The router will continue and try to
   fix it 
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:BX -3873
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:CX -3871
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:DX -3864
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><11>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><11>:AX -3862
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:CX -3851
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:BX -3844
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:AX -3840
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:AQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:AX -3833
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:DX -3830
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><12>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><12>:CX -3828
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><7>:DQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><7>:DX -3686
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:BQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:BX -3681
	sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/r
d_q<0><3>:CQ ->
sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd
_q<1><3>:CX -3667


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 
Total REAL time to Router completion: 1 mins 6 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   | 1647 |  0.675     |  2.202      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 2099 |  0.681     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                  0> |BUFGCTRL_X0Y30| No   |  105 |  0.488     |  2.196      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  162 |  0.298     |  2.053      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   70 |  0.344     |  1.894      |
+---------------------+--------------+------+------+------------+-------------+
|VGA_IN_DATA_CLK_BUFG |              |      |      |            |             |
|                   P | BUFGCTRL_X0Y4| No   |  105 |  0.425     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|         0/rdy_state |BUFGCTRL_X0Y31| No   |   97 |  0.466     |  2.199      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|     GPIO_LED_0_OBUF |         Local|      |   46 |  0.872     |  1.696      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topr/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.996      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topb/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.464      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.500     |  2.656      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/chipscope_control< |              |      |      |            |             |
|                 13> |         Local|      |    4 |  0.000     |  1.201      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/icon/U0/iUPDATE_OU |              |      |      |            |             |
|                   T |         Local|      |    1 |  0.000     |  0.877      |
+---------------------+--------------+------+------+------------+-------------+
|sobelcop_0/sobelcop_ |              |      |      |            |             |
|0/topg/fifo/FIFO3/fu |              |      |      |            |             |
|    llvar_cmp_eq0000 |         Local|      |    3 |  0.000     |  0.446      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.093ns|     7.907ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.000ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.438ns|    15.124ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.627ns|     4.373ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.203ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.758ns|     4.242ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.287ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.242ns|     6.344ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.456ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.437ns|     3.563ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.229ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.087ns|     1.913ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.239ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.093ns|     1.907ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.015ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_sobelcop_0_to_microblaze_0  | SETUP       |     9.587ns|     6.413ns|       0|           0
  = MAXDELAY FROM TIMEGRP         "sobelcop | HOLD        |     1.451ns|            |       0|           0
  _0_to_microblaze_0_fsl" 16 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readcop_0_to_microblaze_0 = | SETUP       |     9.968ns|     6.032ns|       0|           0
   MAXDELAY FROM TIMEGRP         "readcop_0 | HOLD        |     1.482ns|            |       0|           0
  _to_microblaze_0_fsl" 16 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_vgain_0_to_microblaze_0 = M | SETUP       |    10.058ns|     5.942ns|       0|           0
  AXDELAY FROM TIMEGRP         "vgain_0_to_ | HOLD        |     1.424ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.884ns|            0|            0|            0|       449356|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.242ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.373ns|          N/A|            0|            0|           64|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.563ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.913ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.907ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.344ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.907ns|          N/A|            0|            0|        48403|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.124ns|          N/A|            0|            0|       399557|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 12 secs 
Total CPU time to PAR completion: 1 mins 16 secs 

Peak Memory Usage:  1156 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 450072 paths, 16 nets, and 45427 connections

Design statistics:
   Minimum period:  15.124ns (Maximum frequency:  66.120MHz)
   Maximum path delay from/to any node:   6.413ns
   Maximum net delay:   0.838ns


Analysis completed Mon Jul  9 19:35:38 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Mon Jul  9 19:35:47 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X2Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X3Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y13' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X3Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X3Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X2Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net GPIO_LED_0_OBUF is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topr/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topb/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/chipscope_control<13> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   sobelcop_0/sobelcop_0/topg/fifo/FIFO3/fullvar_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <sobelcop_0/sobelcop_0/write_conv_signal/state_FSM_FFd3/sobelcop_0/sobelcop_0
   /write_conv_signal/state_FSM_FFd3_rt> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 8 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Jul  9 19:43:40 2018
 make -f system.make exporttosdk started...
make: Nothing to be done for 'exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jul  9 19:55:49 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Jul  9 19:56:02 2018
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   readcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_readcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   vgain_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   sobelcop_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_sobelcop_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_vgain_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readcop_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: vgain_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: sobelcop_0_to_microblaze_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_sobelcop_0 - 1 master(s) : 1 slave(s)
 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_vgain_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_vgain_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/vgain_v1_00_a/data/vg
   ain_v2_1_0.mpd line 37 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_readcop_0_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/apurvan/Projects/chipscope_xps_gpio-master/pcores/readcop_v1_00_a/data/
   readcop_v2_1_0.mpd line 70 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   vgain_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_vgain_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR:
   sobelcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_sobelcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: CLKOUT4, CONNECTOR: clock_generator_0_CLKOUT4 -
   floating connection -
   /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 213 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: readcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_readcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: vgain_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sobelcop_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_sobelcop_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_vgain_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 509 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM3_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 514 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 560 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM4_B_SUBTYPE value to NPI -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 565 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 785 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 797 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 823 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The readcop_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/readcop_0_to_microblaze_0_wrapper/readcop_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_readcop_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_readcop_0_wrapper/microblaze_0_to_readcop_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The vgain_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/vgain_0_to_microblaze_0_wrapper/vgain_0_to_microblaze_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The sobelcop_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/sobelcop_0_to_microblaze_0_wrapper/sobelcop_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_sobelcop_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_sobelcop_0_wrapper/microblaze_0_to_sobelcop_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_vgain_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_vgain_0_wrapper/microblaze_0_to_vgain_0_wrapper.u
cf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:vgain INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Copying
(BBD-specified) netlist files.
IPNAME:readcop INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Copying
(BBD-specified) netlist files.
IPNAME:sobelcop INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 118 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 79 - Running XST synthesis
INSTANCE:ilmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
86 - Running XST synthesis
INSTANCE:dlmb - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line
93 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 100 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 118 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 125 - Running
XST synthesis
INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 228 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:vgain_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:readcop_0 - /home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs
line 334 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 59 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 86 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 93 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 139 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ddr2_sdram_wrapper.ngc
../system_ddr2_sdram_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/ddr2_sdram_wrap
per/system_ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 183 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_to_microblaze_0_wrapper
INSTANCE:readcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 241 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_readcop_0_to_microblaze_0_wrapper.ngc
../system_readcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_to_mi
croblaze_0_wrapper/system_readcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_readcop_0_wrapper
INSTANCE:microblaze_0_to_readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 253 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_readcop_0_wrapper.ngc
../system_microblaze_0_to_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_readcop_0_wrapper/system_microblaze_0_to_readcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_to_microblaze_0_wrapper INSTANCE:vgain_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 265 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_vgain_0_to_microblaze_0_wrapper.ngc
../system_vgain_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_to_micr
oblaze_0_wrapper/system_vgain_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_to_microblaze_0_wrapper
INSTANCE:sobelcop_0_to_microblaze_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 277 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_sobelcop_0_to_microblaze_0_wrapper.ngc
../system_sobelcop_0_to_microblaze_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_to_m
icroblaze_0_wrapper/system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_sobelcop_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_sobelcop_0_wrapper
INSTANCE:microblaze_0_to_sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 289 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_sobelcop_0_wrapper.ngc
../system_microblaze_0_to_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_sobelcop_0_wrapper/system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_sobelcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_vgain_0_wrapper INSTANCE:vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 301 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_vgain_0_wrapper.ngc
../system_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/system_vgain_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/vgain_0_wrapper
/fifo_generator_v9_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_vgain_0_wrapper INSTANCE:microblaze_0_to_vgain_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 322 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_vgain_0_wrapper.ngc
../system_microblaze_0_to_vgain_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/microblaze_0_to
_vgain_0_wrapper/system_microblaze_0_to_vgain_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_vgain_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_to_vgain_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_readcop_0_wrapper INSTANCE:readcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 334 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_readcop_0_wrapper.ngc
../system_readcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/system_readcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/readcop_0_wrapp
er/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_readcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_readcop_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_sobelcop_0_wrapper INSTANCE:sobelcop_0 -
/home/apurvan/Projects/chipscope_xps_gpio-master/system.mhs line 356 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_sobelcop_0_wrapper.ngc
../system_sobelcop_0_wrapper

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/system_sobelcop_0_wrapper.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_4.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_ila.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/chipscope_icon.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/sobelcop_0_wrap
per/fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_sobelcop_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_sobelcop_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 374.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation 

Using Flow File:
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/fpga.flw 
Using Option File(s): 
 /home/apurvan/Projects/chipscope_xps_gpio-master/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system.ngc" ...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_ddr2_sdr
am_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_wrapper.ngc"...
Loading design module
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_wrapper.ngc"...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_readcop_
0_to_microblaze_0_wrapper.ncf" to module "readcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_readcop_0_wrapper.ncf" to module "microblaze_0_to_readcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_vgain_0_
to_microblaze_0_wrapper.ncf" to module "vgain_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_sobelcop
_0_to_microblaze_0_wrapper.ncf" to module "sobelcop_0_to_microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_sobelcop_0_wrapper.ncf" to module "microblaze_0_to_sobelcop_0"...
Checking Constraint Associations...
Applying constraints in
"/home/apurvan/Projects/chipscope_xps_gpio-master/implementation/system_microbla
ze_0_to_vgain_0_wrapper.ncf" to module "microblaze_0_to_vgain_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[3].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[4].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[3].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[4].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 127

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal VGA_IN_ODDEVEN connected to top level port
   VGA_IN_ODDEVEN has been removed.
WARNING:MapLib:701 - Signal GPIO_COMPSW_2 connected to top level port
   GPIO_COMPSW_2 has been removed.
WARNING:MapLib:701 - Signal VGA_IN_SOGOUT connected to top level port
   VGA_IN_SOGOUT has been removed.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_readcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_sobelcop_0_fsl"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "microblaze_0_to_vgain_0_fsl" have
   been optimized out of the design.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_vgain_0" has been discarded because its FROM
   group (microblaze_0_to_vgain_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_sobelcop_0" has been discarded because its
   FROM group (microblaze_0_to_sobelcop_0_fsl) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_ASYNC_FIFO_microblaze_0_to_readcop_0" has been discarded because its FROM
   group (microblaze_0_to_readcop_0_fsl) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   readcop_0/readcop_0/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/fiforam1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
   d.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[10].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[11].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[12].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[13].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[14].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[15].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[16].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[17].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[18].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[19].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[20].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[21].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[22].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[23].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[24].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[25].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[26].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[27].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[28].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[7].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[8].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE
   _BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.
   G_RAMB36[9].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TD
   P_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sobelcop_0/sobelcop_0/write_conv_signal/fiforam2/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
   e_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   _REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[16].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[17].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[18].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   vgain_0/vgain_0/write_vga_signal/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_g
   en/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_t
   iesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<2>145" and its I1 input driver
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_p
   attern_type_0/pi_arbpatterntype_i2<1>21" were implemented suboptimally in the
   same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6378e9ae) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<6>   IOSTANDARD = LVCMOS18
   	 Comp: GPIO_LED<7>   IOSTANDARD = LVCMOS18


ERROR:Place:836 - Not enough free sites available for the components of the
   following type(s).
      BLOCKRAM   	Number of Components 308   	Number of Sites 296

Phase 2.7  Design Feasibility Check (Checksum:6378e9ae) REAL time: 55 secs 

Total REAL time to Placer completion: 55 secs 
Total CPU  time to Placer completion: 55 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 359
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
system.make:133: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.filters
Done writing Tab View settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.gui
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

********************************************************************************
At Local date and time: Mon Jul  9 20:14:36 2018
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ddr2_sdram_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_readcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_readcop_0_wrapper.ngc implementation/system_vgain_0_to_microblaze_0_wrapper.ngc implementation/system_sobelcop_0_to_microblaze_0_wrapper.ngc implementation/system_microblaze_0_to_sobelcop_0_wrapper.ngc implementation/system_vgain_0_wrapper.ngc implementation/system_microblaze_0_to_vgain_0_wrapper.ngc implementation/system_readcop_0_wrapper.ngc implementation/system_sobelcop_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.filters
Done writing Tab View settings to:
	/home/apurvan/Projects/chipscope_xps_gpio-master/etc/system.gui
