// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Copyright (C) 2016 - 2019 TQ Systems GmbH
 * Author: Markus Niebel <Markus.Niebel@tq-group.com>
 */

#include <dt-bindings/net/ti-dp83867.h>

/ {
	aliases {
		mmc0 = &usdhc3;
		mmc1 = &usdhc1;
		/* not used but need to overwrite */
		mmc2 = &usdhc2;
	};

	chosen {
		bootargs="ttymxc5,115200";
		linux,stdout-path = &uart6;
		stdout-path = &uart6;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "VCC3V3_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_fec1_pwdn: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "PWDN_FEC1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_fec2_pwdn: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "PWDN_FEC2";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			gpio = <&gpio2 31 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_mba_12v0: regulator@7 {
			compatible = "regulator-fixed";
			reg = <7>;
			regulator-name = "VCC12V0_MBA7";
			regulator-min-microvolt = <12000000>;
			regulator-max-microvolt = <12000000>;
			gpio = <&gpioexp 11 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_vref_1v8: regulator@9 {
			compatible = "regulator-fixed";
			reg = <9>;
			regulator-name = "VCC1V8_REF";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			vin-supply = <&sw2_reg>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii-id";
	phy-reset-gpios = <&gpio7 15 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	phy-reset-delay = <1>;
	phy-supply = <&reg_fec1_pwdn>;
	phy-handle = <&ethphy1_0>;
	mac-address = [00 00 00 00 00 00];
	local-mac-address = [00 00 00 00 00 00];
	fsl,magic-packet;
	fsl,mii-exclusive;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1_0: ethernet-phy1@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,led-cfg1 = <0x0db0>;	/* LED1: Link/Activity, LED2: error */
			ti,led-cfg2 = <0x1001>;	/* active low, LED1/2 driven by phy */
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&i2c1 {
	sensor1: lm75@49 {
		compatible = "national,lm75";
		reg = <0x49>;
		status = "okay";
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	gpioexp: pca9555@20 {
		compatible = "nxp,pca9555";
		reg = <0x20>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpioexp>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 IRQ_TYPE_EDGE_FALLING>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mba7_1>;

	imx7-mba7 {
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x02
				MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x00

				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x71
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x71
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x71
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x71
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x71
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x71
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x79
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x79
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x79
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x79
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x79
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x79

				/* Reset: SION, 100kPU, SRE_FAST, DSE_X1 */
				MX7D_PAD_ENET1_COL__GPIO7_IO15			0x40000070

				/* INT/PWDN: SION, 100kPU, HYS, SRE_FAST, DSE_X1 */
				MX7D_PAD_GPIO1_IO09__GPIO1_IO9			0x40000078
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX	0x5a
				MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX	0x52
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	0x5a
				MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	0x52
			>;
		};

		pinctrl_gpioexp: pca95550grp {
			fsl,pins = <
				MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12	0x78
			>;
		};

		pinctrl_hog_mba7_1: hogmba71grp {
			fsl,pins = <
				/* TODO: WDOG2_B / WDOG2_RESET not usable */
				MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13	0x4000007c
				MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x40000074
				/* #BOOT_EN */
				MX7D_PAD_UART2_TX_DATA__GPIO4_IO3	0x40000010
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX7D_PAD_I2C2_SCL__I2C2_SCL		0x40000078
				MX7D_PAD_I2C2_SDA__I2C2_SDA		0x40000078
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX7D_PAD_I2C3_SCL__I2C3_SCL		0x40000078
				MX7D_PAD_I2C3_SDA__I2C3_SDA		0x40000078
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX7D_PAD_EPDC_DATA08__UART6_DCE_RX	0x7d
				MX7D_PAD_EPDC_DATA09__UART6_DCE_TX	0x75
				MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS	0x75
				MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS	0x7d
			>;
		};

		pinctrl_usdhc1_gpio: usdhc1grp_gpio {
			fsl,pins = <
				MX7D_PAD_SD1_WP__GPIO5_IO1		0x7c /* WP */
				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x7c /* CD */
				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5e
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5e
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5e
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5e
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5e
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5a
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK	0x57
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5b
			>;
		};
	};
};

&iomuxc_lpsr {
	imx7-mba7 {
		pinctrl_wdog1: wdog1grp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B	0x30
			>;
		};
	};
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&usbh {
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_sd1_vmmc>;
	bus-width = <4>;
	no-1-8-v;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1>;
	fsl,wdog_b;
};
