
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003316                       # Number of seconds simulated
sim_ticks                                  3316104096                       # Number of ticks simulated
final_tick                               574819027215                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57890                       # Simulator instruction rate (inst/s)
host_op_rate                                    76046                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  91237                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905504                       # Number of bytes of host memory used
host_seconds                                 36346.04                       # Real time elapsed on the host
sim_insts                                  2104082427                       # Number of instructions simulated
sim_ops                                    2763988081                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        19968                       # Number of bytes read from this memory
system.physmem.bytes_read::total               160000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        59520                       # Number of bytes written to this memory
system.physmem.bytes_written::total             59520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          156                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1250                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             465                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  465                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       578993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41108480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       540393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6021524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48249390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       578993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       540393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1119386                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17948773                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17948773                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17948773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       578993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41108480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       540393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6021524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66198163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7952289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875405                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511401                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185790                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415471                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374417                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207538                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15987058                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875405                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581955                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910945                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        378541                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668940                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7780188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4488285     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163558      2.10%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298382      3.84%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281516      3.62%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456595      5.87%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476272      6.12%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113725      1.46%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85658      1.10%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416197     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7780188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361582                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.010372                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493975                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       366358                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183538                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12900                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723407                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314157                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17894959                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723407                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642417                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         124739                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42268                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3046373                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200975                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17413946                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69066                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23135372                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79285269                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79285269                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8222322                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542527                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2671380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9483                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       255521                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16463694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845488                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18306                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5038870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13832904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7780188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2714066     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1428202     18.36%     53.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1288522     16.56%     69.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772409      9.93%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       799273     10.27%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473154      6.08%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209997      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56349      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38216      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7780188                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55035     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18051     21.76%     88.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9863     11.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10867309     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109584      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375412     17.16%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492183      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845488                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741070                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82949                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005991                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35572418                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21504615                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13383819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928437                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34123                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       786426                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143845                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723407                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          69535                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5458                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16465699                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2671380                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582786                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110651                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208350                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13580888                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280254                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264599                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760819                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049555                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480565                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707796                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13399397                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13383819                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8223152                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20115527                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683015                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408796                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5093982                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186084                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7056781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3260496     46.20%     46.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493896     21.17%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       831933     11.79%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       282937      4.01%     83.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273655      3.88%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116393      1.65%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       300986      4.27%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89176      1.26%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       407309      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7056781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       407309                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23115232                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33655581                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 172101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.795229                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.795229                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.257500                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.257500                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62793087                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17557500                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18410571                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7952289                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2953849                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2409345                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198684                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1238092                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1148822                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          316971                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8789                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2951635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16225960                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2953849                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1465793                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3598140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1053157                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        480173                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1456574                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7882060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4283920     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          237257      3.01%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          440795      5.59%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443199      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          273724      3.47%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220829      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          137415      1.74%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          128183      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716738     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7882060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040414                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3079139                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       474565                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3455110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21453                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        851792                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498545                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19451881                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        851792                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3303877                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93855                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        74996                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3247597                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       309939                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18748194                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        128999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26348529                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87434235                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87434235                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16227301                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10121202                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3315                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1598                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           868003                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1733088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       880423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11379                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       288357                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17664493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14049040                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27792                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6004899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18363406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7882060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2694097     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1720092     21.82%     56.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127133     14.30%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       743079      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       785342      9.96%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       374873      4.76%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       301085      3.82%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67670      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68689      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7882060                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87479     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16512     13.69%     86.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16599     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11752220     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188562      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1597      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1359203      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       747458      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14049040                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766666                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120590                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36128520                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23672623                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13724458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14169630                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       675429                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210434                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        851792                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47605                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8527                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17667696                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1733088                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       880423                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1598                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234443                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13860359                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1295789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       188679                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2025292                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1964498                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            729503                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742940                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13728931                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13724458                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8743138                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25090985                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725850                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348457                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9450388                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11635824                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6031911                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200822                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7030268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2661264     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1973415     28.07%     65.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       820478     11.67%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       408350      5.81%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406834      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164080      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       164893      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88323      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       342631      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7030268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9450388                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11635824                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1727644                       # Number of memory references committed
system.switch_cpus1.commit.loads              1057659                       # Number of loads committed
system.switch_cpus1.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679366                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10483034                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239944                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       342631                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24355372                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36187881                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  70229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9450388                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11635824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9450388                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841478                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841478                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188386                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188386                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62258010                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19074072                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17875816                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3196                       # number of misc regfile writes
system.l20.replacements                          1080                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255015                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33848                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534123                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5518.804054                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.908974                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   551.053820                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26681.233152                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168421                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016817                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814247                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3960                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3960                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1461                       # number of Writeback hits
system.l20.Writeback_hits::total                 1461                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3960                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3960                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3960                       # number of overall hits
system.l20.overall_hits::total                   3960                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1065                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1080                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1065                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1080                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1065                       # number of overall misses
system.l20.overall_misses::total                 1080                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1470947                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    106436214                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      107907161                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1470947                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    106436214                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       107907161                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1470947                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    106436214                       # number of overall miss cycles
system.l20.overall_miss_latency::total      107907161                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5025                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5040                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1461                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1461                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5025                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5040                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5025                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5040                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211940                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214286                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211940                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214286                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211940                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214286                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99940.107042                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99914.037963                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99940.107042                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99914.037963                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99940.107042                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99914.037963                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 303                       # number of writebacks
system.l20.writebacks::total                      303                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1065                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1080                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1065                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1080                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1065                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1080                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     98425592                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     99782781                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     98425592                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     99782781                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     98425592                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     99782781                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211940                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211940                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214286                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211940                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214286                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92418.396244                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92391.463889                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92418.396244                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92391.463889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92418.396244                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92391.463889                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           170                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          463769                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32938                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.080060                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6710.828024                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958574                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    81.817669                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           100.240335                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25861.155398                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.204798                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002497                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003059                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.789220                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3586                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3586                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1094                       # number of Writeback hits
system.l21.Writeback_hits::total                 1094                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3586                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3586                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3586                       # number of overall hits
system.l21.overall_hits::total                   3586                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          156                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  170                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          156                       # number of demand (read+write) misses
system.l21.demand_misses::total                   170                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          156                       # number of overall misses
system.l21.overall_misses::total                  170                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1291102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     15924121                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       17215223                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1291102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     15924121                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        17215223                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1291102                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     15924121                       # number of overall miss cycles
system.l21.overall_miss_latency::total       17215223                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3742                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3756                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1094                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1094                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3742                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3756                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3742                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3756                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.041689                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045261                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.041689                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045261                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.041689                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045261                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102077.698718                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 101266.017647                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102077.698718                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 101266.017647                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102077.698718                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 101266.017647                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 162                       # number of writebacks
system.l21.writebacks::total                      162                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          156                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             170                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          156                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              170                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          156                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             170                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     14722132                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     15905877                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     14722132                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     15905877                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     14722132                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     15905877                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.041689                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045261                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.041689                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045261                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.041689                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045261                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94372.641026                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 93563.982353                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94372.641026                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 93563.982353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94372.641026                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 93563.982353                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.908940                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701036                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848156.892989                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.908940                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023893                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868444                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668922                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668922                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668922                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1822940                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1822940                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1822940                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1822940                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1822940                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1822940                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668940                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101274.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101274.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101274.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1486224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1486224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1486224                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99081.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5025                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223938054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5281                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42404.479076                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.911688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.088312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506637                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506637                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14610                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14610                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14610                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    804468856                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    804468856                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    804468856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    804468856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    804468856                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    804468856                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521247                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007010                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005795                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005795                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55062.892266                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55062.892266                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 55062.892266                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55062.892266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 55062.892266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55062.892266                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1461                       # number of writebacks
system.cpu0.dcache.writebacks::total             1461                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5025                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5025                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5025                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    134110707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    134110707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    134110707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    134110707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    134110707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    134110707                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26688.697910                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26688.697910                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26688.697910                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26688.697910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26688.697910                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26688.697910                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958542                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086096242                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345780.220302                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958542                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1456558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1456558                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1456558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1456558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1456558                       # number of overall hits
system.cpu1.icache.overall_hits::total        1456558                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1549476                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1549476                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1549476                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1549476                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1549476                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1549476                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1456574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1456574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1456574                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1456574                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1456574                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1456574                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96842.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96842.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96842.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1305102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1305102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1305102                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93221.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166214616                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41574.441221                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.138984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.861016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       988138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         988138                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       666840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        666840                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1654978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1654978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1654978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1654978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9736                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9736                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9736                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9736                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9736                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    283283970                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    283283970                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    283283970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    283283970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    283283970                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    283283970                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       997874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       997874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       666840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       666840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1664714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1664714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1664714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1664714                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009757                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005848                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005848                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29096.545809                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29096.545809                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29096.545809                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29096.545809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29096.545809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29096.545809                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1094                       # number of writebacks
system.cpu1.dcache.writebacks::total             1094                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5994                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5994                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5994                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5994                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3742                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40480787                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40480787                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40480787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40480787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40480787                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40480787                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002248                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002248                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10817.954837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10817.954837                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10817.954837                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10817.954837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10817.954837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10817.954837                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
