# SETTINGS ./simusched ej7/lote7.tsk 2 1 2 SchedRR 3 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 1  0 0
CPU 1  1 1
CPU 2  0 0
CPU 2  1 1
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 0 4
CPU 4  1 1
LOAD 5  3
CPU 5  2 0
CPU 5  1 1
CPU 6  2 0
# CONTEXT CPU 1 6
LOAD 7  4
CPU 7  2 0
# CONTEXT CPU 1 7
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 9  3 0
CPU 9  0 1
LOAD 10  5
CPU 10  3 0
CPU 10  0 1
CPU 11  3 0
CPU 11  0 1
# CONTEXT CPU 0 12
CPU 12  0 1
# CONTEXT CPU 0 13
CPU 13  0 1
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 15  1 0
CPU 15  4 1
CPU 16  1 0
CPU 16  4 1
CPU 17  1 0
CPU 17  4 1
# CONTEXT CPU 0 18
CPU 18  4 1
CPU 19  2 0
CPU 19  4 1
CPU 20  2 0
# CONTEXT CPU 1 20
CPU 21  2 0
CPU 21  5 1
# CONTEXT CPU 0 22
CPU 22  5 1
CPU 23  3 0
CPU 23  5 1
BLOCK 24  3
# CONTEXT CPU 0 24
CPU 24  5 1
BLOCK 25  5
UNBLOCK 25  3
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
UNBLOCK 26  5
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
CPU 27  0 0
# CONTEXT CPU 1 27
CPU 28  0 0
CPU 28  1 1
BLOCK 29  0
BLOCK 29  1
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
UNBLOCK 30  0
UNBLOCK 30  1
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 32  4 0
CPU 32  2 1
CPU 33  4 0
CPU 33  2 1
CPU 34  4 0
CPU 34  2 1
# CONTEXT CPU 0 35
CPU 35  2 1
CPU 36  3 0
CPU 36  2 1
CPU 37  3 0
# CONTEXT CPU 1 37
CPU 38  3 0
CPU 38  5 1
BLOCK 39  3
# CONTEXT CPU 0 39
CPU 39  5 1
UNBLOCK 40  3
CPU 40  0 0
CPU 40  5 1
CPU 41  0 0
CPU 41  5 1
CPU 42  0 0
CPU 42  5 1
BLOCK 43  5
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
UNBLOCK 44  5
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 46  1 0
CPU 46  4 1
BLOCK 47  1
BLOCK 47  4
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
UNBLOCK 48  1
UNBLOCK 48  4
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 50  2 0
CPU 50  3 1
CPU 51  2 0
CPU 51  3 1
BLOCK 52  3
CPU 52  2 0
# CONTEXT CPU 1 52
UNBLOCK 53  3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
# CONTEXT CPU 0 55
CPU 55  0 1
CPU 56  5 0
CPU 56  0 1
BLOCK 57  5
# CONTEXT CPU 0 57
CPU 57  0 1
BLOCK 58  0
UNBLOCK 58  5
CPU 58  1 0
# CONTEXT CPU 1 58
UNBLOCK 59  0
CPU 59  1 0
CPU 59  4 1
BLOCK 60  4
CPU 60  1 0
# CONTEXT CPU 1 60
BLOCK 61  1
UNBLOCK 61  4
# CONTEXT CPU 0 61
CPU 61  3 1
BLOCK 62  3
UNBLOCK 62  1
CPU 62  2 0
# CONTEXT CPU 1 62
UNBLOCK 63  3
CPU 63  2 0
# CONTEXT CPU 1 63
CPU 64  2 0
# CONTEXT CPU 1 64
# CONTEXT CPU 0 65
CPU 65  5 1
# CONTEXT CPU 0 66
CPU 66  5 1
BLOCK 67  5
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
UNBLOCK 68  5
CPU 68  0 0
CPU 68  4 1
CPU 69  0 0
CPU 69  4 1
CPU 70  0 0
CPU 70  4 1
# CONTEXT CPU 0 71
CPU 71  4 1
CPU 72  1 0
CPU 72  4 1
CPU 73  1 0
# CONTEXT CPU 1 73
BLOCK 74  1
# CONTEXT CPU 0 74
CPU 74  3 1
UNBLOCK 75  1
CPU 75  2 0
CPU 75  3 1
BLOCK 76  3
CPU 76  2 0
# CONTEXT CPU 1 76
UNBLOCK 77  3
CPU 77  2 0
CPU 77  5 1
BLOCK 78  5
# CONTEXT CPU 0 78
# CONTEXT CPU 1 78
UNBLOCK 79  5
CPU 79  0 0
CPU 79  4 1
BLOCK 80  4
CPU 80  0 0
# CONTEXT CPU 1 80
UNBLOCK 81  4
CPU 81  0 0
# CONTEXT CPU 1 81
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
# CONTEXT CPU 0 83
CPU 83  1 1
BLOCK 84  1
# CONTEXT CPU 0 84
# CONTEXT CPU 1 84
UNBLOCK 85  1
CPU 85  3 0
# CONTEXT CPU 1 85
BLOCK 86  3
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
UNBLOCK 87  3
# CONTEXT CPU 0 87
CPU 87  2 1
# CONTEXT CPU 0 88
CPU 88  2 1
CPU 89  5 0
CPU 89  2 1
CPU 90  5 0
CPU 90  2 1
BLOCK 91  5
# CONTEXT CPU 0 91
CPU 91  2 1
UNBLOCK 92  5
# CONTEXT CPU 0 92
# CONTEXT CPU 1 92
# CONTEXT CPU 0 93
# CONTEXT CPU 1 93
CPU 94  4 0
# CONTEXT CPU 1 94
CPU 95  4 0
CPU 95  0 1
BLOCK 96  0
CPU 96  4 0
# CONTEXT CPU 1 96
BLOCK 97  4
UNBLOCK 97  0
# CONTEXT CPU 0 97
CPU 97  1 1
UNBLOCK 98  4
CPU 98  3 0
CPU 98  1 1
CPU 99  3 0
CPU 99  1 1
BLOCK 100  3
BLOCK 100  1
# CONTEXT CPU 0 100
# CONTEXT CPU 1 100
UNBLOCK 101  1
UNBLOCK 101  3
CPU 101  5 0
CPU 101  2 1
BLOCK 102  5
EXIT 102  2 1
# CONTEXT CPU 0 102
# CONTEXT CPU 1 102
UNBLOCK 103  5
# CONTEXT CPU 0 103
# CONTEXT CPU 1 103
# CONTEXT CPU 0 104
# CONTEXT CPU 1 104
CPU 105  0 0
CPU 105  4 1
CPU 106  0 0
CPU 106  4 1
CPU 107  0 0
CPU 107  4 1
EXIT 108  0 0
# CONTEXT CPU 0 108
CPU 108  4 1
BLOCK 109  4
# CONTEXT CPU 0 109
# CONTEXT CPU 1 109
UNBLOCK 110  4
# CONTEXT CPU 0 110
# CONTEXT CPU 1 110
CPU 111  1 0
# CONTEXT CPU 1 111
CPU 112  1 0
CPU 112  3 1
BLOCK 113  3
CPU 113  1 0
# CONTEXT CPU 1 113
UNBLOCK 114  3
# CONTEXT CPU 0 114
# CONTEXT CPU 1 114
# CONTEXT CPU 0 115
# CONTEXT CPU 1 115
# CONTEXT CPU 0 116
CPU 116  5 1
CPU 117  4 0
CPU 117  5 1
CPU 118  4 0
CPU 118  5 1
BLOCK 119  5
CPU 119  4 0
# CONTEXT CPU 1 119
EXIT 120  4 0
UNBLOCK 120  5
# CONTEXT CPU 0 120
CPU 120  3 1
CPU 121  1 0
CPU 121  3 1
BLOCK 122  1
# CONTEXT CPU 0 122
CPU 122  3 1
BLOCK 123  3
UNBLOCK 123  1
# CONTEXT CPU 0 123
# CONTEXT CPU 1 123
UNBLOCK 124  3
# CONTEXT CPU 0 124
# CONTEXT CPU 1 124
CPU 125  5 0
# CONTEXT CPU 1 125
CPU 126  5 0
CPU 126  1 1
CPU 127  5 0
CPU 127  1 1
# CONTEXT CPU 0 128
CPU 128  1 1
EXIT 129  1 1
# CONTEXT CPU 0 129
# CONTEXT CPU 1 129
# CONTEXT CPU 0 130
# CONTEXT CPU 1 130
CPU 131  3 0
# CONTEXT CPU 1 131
CPU 132  3 0
CPU 132  5 1
BLOCK 133  5
CPU 133  3 0
CPU 133 -1 1
UNBLOCK 134  5
# CONTEXT CPU 0 134
# CONTEXT CPU 1 134
# CONTEXT CPU 0 135
# CONTEXT CPU 1 135
# CONTEXT CPU 0 136
# CONTEXT CPU 1 136
CPU 137  5 0
CPU 137  3 1
BLOCK 138  3
CPU 138  5 0
CPU 138 -1 1
UNBLOCK 139  3
CPU 139  5 0
# CONTEXT CPU 1 139
EXIT 140  5 0
CPU 140 -1 0
CPU 140  3 1
CPU 141 -1 0
CPU 141  3 1
CPU 142 -1 0
CPU 142  3 1
EXIT 143  3 1
CPU 143 -1 0
CPU 143 -1 1
