

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 03 21:30:32 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fir128_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  132|  132|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |  130|  130|         5|          1|          1|   127|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|       0|      0|
|Memory           |        2|      -|       5|     10|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|      87|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|      92|    140|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |fir_mul_32s_5s_32_3_U0  |fir_mul_32s_5s_32_3  |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  5|  10|   128|    5|     1|          640|
    |shift_reg_U  |fir_shift_reg  |        2|  0|   0|   128|   32|     1|         4096|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total        |               |        2|  5|  10|   256|   37|     2|         4736|
    +-------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_154_p2  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_128_p2    |     +    |      0|  0|   7|           7|           2|
    |tmp1_fu_170_p2   |     +    |      0|  0|  16|          32|          32|
    |y                |     +    |      0|  0|  16|          32|          32|
    |tmp_fu_122_p2    |   icmp   |      0|  0|   3|           7|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  74|         110|          99|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_reg_98             |  32|          2|   32|         64|
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4  |   1|          2|    1|          2|
    |i_phi_fu_114_p4        |   7|          2|    7|         14|
    |i_reg_110              |   7|          2|    7|         14|
    |shift_reg_address0     |   7|          3|    7|         21|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  55|         15|   55|        119|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_reg_98              |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |i_1_reg_194             |   7|   0|    7|          0|
    |i_reg_110               |   7|   0|    7|          0|
    |shift_reg_load_reg_204  |  32|   0|   32|          0|
    |tmp_reg_190             |   1|   0|    1|          0|
    |tmp_reg_190             |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  87|   1|   88|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

