
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Aug 24 20:31:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 497.891 ; gain = 212.805
Command: read_checkpoint -auto_incremental -incremental D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.160 ; gain = 494.500
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'data_in' is not allowed [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:33]
INFO: [Synth 8-11241] undeclared symbol 'start_pulse1', assumed default net type 'wire' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:39]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.runs/synth_1/.Xil/Vivado-31336-KIENHUYNH/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.runs/synth_1/.Xil/Vivado-31336-KIENHUYNH/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Baud_Gen' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/Baud_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Baud_Gen' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/Baud_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'TX_UART' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:92]
INFO: [Synth 8-6155] done synthesizing module 'TX_UART' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:36]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.runs/synth_1/.Xil/Vivado-31336-KIENHUYNH/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.runs/synth_1/.Xil/Vivado-31336-KIENHUYNH/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RX_UART' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:82]
INFO: [Synth 8-6155] done synthesizing module 'RX_UART' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-7137] Register jmp_reg in module TX_UART has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:98]
WARNING: [Synth 8-7137] Register tmit_data_reg_reg in module TX_UART has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:40]
WARNING: [Synth 8-6014] Unused sequential element sampling_reg was removed.  [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:107]
WARNING: [Synth 8-7137] Register shift_reg_reg in module RX_UART has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic2'. This will prevent further optimization [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:34]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic3'. This will prevent further optimization [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic4'. This will prevent further optimization [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/TOP.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1351.250 ; gain = 607.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.250 ; gain = 607.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1351.250 ; gain = 607.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1351.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'ic0'
Finished Parsing XDC File [d:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'ic0'
Parsing XDC File [d:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ic4'
Finished Parsing XDC File [d:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ic4'
Parsing XDC File [D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc]
Finished Parsing XDC File [D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1389.562 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.562 ; gain = 645.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.562 ; gain = 645.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.562 ; gain = 645.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_stage_reg' in module 'TX_UART'
INFO: [Synth 8-802] inferred FSM for state register 'current_stage_reg' in module 'RX_UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              001
                TX_START |                              001 |                              010
                 TX_WAIT |                              010 |                              011
                 TX_STOP |                              011 |                              101
                TX_SHIFT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_stage_reg' using encoding 'sequential' in module 'TX_UART'
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg_reg' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              001
                  RX_MID |                              001 |                              010
                 RX_WAIT |                              010 |                              011
                  RX_END |                              011 |                              101
                  RX_SAM |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_stage_reg' using encoding 'sequential' in module 'RX_UART'
WARNING: [Synth 8-327] inferring latch for variable 'data_out' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/RX_UART.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1389.562 ; gain = 645.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 21    
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[7]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[6]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[5]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[4]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[3]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[2]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[1]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'ic2/shift_reg_reg[0]/Q' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.srcs/sources_1/new/UART.v:85]
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[7]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[6]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[5]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[4]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[3]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[2]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[1]__0) is unused and will be removed from module TX_UART.
WARNING: [Synth 8-3332] Sequential element (shift_reg_reg[0]__0) is unused and will be removed from module TX_UART.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1415.531 ; gain = 671.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.875 ; gain = 821.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.672 ; gain = 852.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.672 ; gain = 852.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin start_pulse1_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     1|
|3     |CARRY4  |    72|
|4     |LUT1    |     7|
|5     |LUT2    |   156|
|6     |LUT3    |    63|
|7     |LUT4    |   109|
|8     |LUT5    |    20|
|9     |LUT6    |    48|
|10    |FDCE    |    40|
|11    |FDPE    |     2|
|12    |FDRE    |    11|
|13    |LD      |     8|
|14    |IBUF    |     6|
|15    |OBUF    |    13|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 1811.281 ; gain = 1029.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1811.281 ; gain = 1067.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1820.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

Synth Design complete | Checksum: 4decc464
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 18 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1824.129 ; gain = 1291.121
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1824.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/SoC_UART_SPI_I2C/SoC_UART_SPI_I2C.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 20:33:05 2025...
