// Seed: 319045008
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6
);
  assign id_3 = 1'h0;
  parameter id_8 = -1;
  assign id_2 = -1'b0;
  wire id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd19,
    parameter id_9  = 32'd31
) (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wire _id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12
);
  wire  _id_14;
  logic id_15;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_2,
      id_11,
      id_7,
      id_8
  );
  assign modCall_1.id_3 = 0;
  logic [id_14  -  1 : id_9] id_16;
  logic id_17 = 1;
endmodule
