

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Mon Aug  5 23:30:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.172 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 8 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 9 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 11 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 12 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_read"   --->   Operation 13 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 14 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_read"   --->   Operation 15 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%sub_ln224 = sub i4 %k_cast, i4 %i_cast" [patchMaker.cpp:224]   --->   Operation 16 'sub' 'sub_ln224' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i4 %sub_ln224" [patchMaker.cpp:224]   --->   Operation 17 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.57ns)   --->   "%sub_ln224_1 = sub i4 %j_cast, i4 %i_cast" [patchMaker.cpp:224]   --->   Operation 18 'sub' 'sub_ln224_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln224 = icmp_sgt  i4 %sub_ln224_1, i4 0" [patchMaker.cpp:224]   --->   Operation 19 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln224_1 = icmp_sgt  i4 %sub_ln224, i4 0" [patchMaker.cpp:224]   --->   Operation 20 'icmp' 'icmp_ln224_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%neg6 = sub i4 0, i4 %sub_ln224_1" [patchMaker.cpp:224]   --->   Operation 21 'sub' 'neg6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%neg = sub i3 0, i3 %trunc_ln224" [patchMaker.cpp:224]   --->   Operation 22 'sub' 'neg' <Predicate = (!icmp_ln224_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.27ns)   --->   "%abs = select i1 %icmp_ln224_1, i3 %trunc_ln224, i3 %neg" [patchMaker.cpp:224]   --->   Operation 23 'select' 'abs' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %abs, i3 0" [patchMaker.cpp:226]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %abs, i1 0" [patchMaker.cpp:226]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i4 %tmp_1" [patchMaker.cpp:226]   --->   Operation 26 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln226 = sub i6 %tmp, i6 %zext_ln226" [patchMaker.cpp:226]   --->   Operation 27 'sub' 'sub_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 28 [1/1] (0.35ns)   --->   "%abs8 = select i1 %icmp_ln224, i4 %sub_ln224_1, i4 %neg6" [patchMaker.cpp:224]   --->   Operation 28 'select' 'abs8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i4 %abs8" [patchMaker.cpp:226]   --->   Operation 29 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln226 = add i6 %sub_ln226, i6 %sext_ln226" [patchMaker.cpp:226]   --->   Operation 30 'add' 'add_ln226' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i6 %add_ln226" [patchMaker.cpp:226]   --->   Operation 31 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %zext_ln226_1" [patchMaker.cpp:226]   --->   Operation 32 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:226]   --->   Operation 33 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_j_read"   --->   Operation 34 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i32 %z_i_read"   --->   Operation 35 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_1"   --->   Operation 36 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:226]   --->   Operation 37 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i33 %ret"   --->   Operation 38 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln226_2 = zext i35 %radiiDivisionList_load" [patchMaker.cpp:226]   --->   Operation 39 'zext' 'zext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [3/3] (2.10ns)   --->   "%mul_ln226 = mul i64 %zext_ln226_2, i64 %sext_ln534" [patchMaker.cpp:226]   --->   Operation 40 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 41 [2/3] (2.10ns)   --->   "%mul_ln226 = mul i64 %zext_ln226_2, i64 %sext_ln534" [patchMaker.cpp:226]   --->   Operation 41 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 42 [1/3] (2.10ns)   --->   "%mul_ln226 = mul i64 %zext_ln226_2, i64 %sext_ln534" [patchMaker.cpp:226]   --->   Operation 42 'mul' 'mul_ln226' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln226, i32 32, i32 63"   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln224, i32 3" [patchMaker.cpp:224]   --->   Operation 44 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%and_ln224 = and i1 %tmp_2, i1 %icmp_ln224" [patchMaker.cpp:224]   --->   Operation 45 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln224_1, i32 3" [patchMaker.cpp:224]   --->   Operation 46 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%and_ln224_1 = and i1 %icmp_ln224_1, i1 %tmp_3" [patchMaker.cpp:224]   --->   Operation 47 'and' 'and_ln224_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.88ns)   --->   "%sub_ln69 = sub i32 %z_i_read, i32 %trunc_ln1"   --->   Operation 48 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.88ns)   --->   "%add_ln69 = add i32 %trunc_ln1, i32 %z_i_read"   --->   Operation 49 'add' 'add_ln69' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%or_ln224 = or i1 %and_ln224, i1 %and_ln224_1" [patchMaker.cpp:224]   --->   Operation 50 'or' 'or_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln224 = select i1 %or_ln224, i32 %sub_ln69, i32 %add_ln69" [patchMaker.cpp:224]   --->   Operation 51 'select' 'select_ln224' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln244 = ret i32 %select_ln224" [patchMaker.cpp:244]   --->   Operation 52 'ret' 'ret_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	wire read on port 'j' [9]  (0 ns)
	'sub' operation ('sub_ln224_1', patchMaker.cpp:224) [19]  (0.572 ns)
	'sub' operation ('neg6', patchMaker.cpp:224) [35]  (0.708 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'sub' operation ('neg', patchMaker.cpp:224) [29]  (0.572 ns)
	'select' operation ('abs', patchMaker.cpp:224) [30]  (0.278 ns)
	'sub' operation ('sub_ln226', patchMaker.cpp:226) [34]  (0 ns)
	'add' operation ('add_ln226', patchMaker.cpp:226) [38]  (0.608 ns)
	'getelementptr' operation ('radiiDivisionList_addr', patchMaker.cpp:226) [40]  (0 ns)
	'load' operation ('radiiDivisionList_load', patchMaker.cpp:226) on array 'radiiDivisionList' [41]  (0.714 ns)

 <State 3>: 0.88ns
The critical path consists of the following:
	'sub' operation ('ret') [27]  (0.88 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln226', patchMaker.cpp:226) [43]  (2.1 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln226', patchMaker.cpp:226) [43]  (2.1 ns)

 <State 6>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln226', patchMaker.cpp:226) [43]  (2.1 ns)

 <State 7>: 1.11ns
The critical path consists of the following:
	'sub' operation ('sub_ln69') [45]  (0.88 ns)
	'select' operation ('this.V', patchMaker.cpp:224) [48]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
