# Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications  
## Chapter 4 Using LabVIEW FPGA  

*References*  

[1] Jennings, R., and F. De La Cueva, LabVIEW Graphical Programming, 5th ed., New York: McGraw-Hill Education, 2020.  
[2] McMickell, M. B., et al., “Rapid Development of Space Applications with Responsive Digital Electronics Board and LabVIEW FPGA,” 2010 NASA/ESA Conference on Adaptive Hardware and Systems, 2010, pp. 79–81.  
[3] Gupton, K., et al., “Real-Time Control of Extremely Large Telescope Mirror Systems Using On-Line High Performance Computing,” 2010 17th IEEENPSS Real Time Conference, 2010, pp. 1–5.  
[4] van Manen, D. -J., et al., “Immersive Wave Experimentation: Extreme Low-Latency and HPC Requirements Enabled by FPGA Technology,” PASC17 Conference, Lugano, Switzerland, June 26–28, 2017, https://pasc17.pasc-conference.org/program/index-of-contributors/.  
[5] NI, “LabVIEW 2020 FPGA IP Export Utility Readme,” http://www.ni.com/pdf/manuals/378241a.html.  
[6] Walden, D. D., et al., Systems Engineering Handbook: A Guide for System Life Cycle Processes and Activities, 4th ed., New York: Wiley, 2015, p. 1, http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=1016324 (error).  
[7] NI, “Getting Started with the FPGA Module,” 2018, https://zone.ni.com/reference/en-XX/help/371599P-01/lvfpgahelp/fpga_getting_started/.  
[8] Kehtarnavaz, N., and S. Mahotra, Digital Signal Processing Laboratory : LabVIEW-Based FPGA Implementation, Boca Raton, FL: Brown Walker Press, 2010.  
[9] Ponce-Cruz, P., A. Molina, and B. MacCleery, Fuzzy Logic Type 1 and Type 2 Based on LabVIEW FPGA, New York: Springer, 2016.  
[10] NI, LabVIEW 2018 FPGA Module Help, 2018, https://zone.ni.com/reference/en-XX/help/371599P-01/.  

[11] NI, “NI Community,” https://forums.ni.com/.  
[12] Royce, W. W., “Managing the Development of Large Software Systems,” Proceedings of IEEE WESCON, 1970, pp. 328–388.  
[13] Beck, K., et al., “Manifesto for Agile Software Development,” agilemanifesto.org, February 2001.  
[14] Clark, J. O., “System of Systems Engineering and Family of Systems Engineering from a Standards, V-Model, and Dual-V Model Perspective,” 2009 3rd Annual IEEE Systems Conference, March 23–26, 2009, pp. 381–387.  
[15] de Weck, O. L., “Fundamentals of Systems Engineering,” MIT OpenCourse-Ware, Cambridge, MA, 2015.  
[16] Conway, J., and S. Watts, A Software Engineering Approach to LabVIEW, Upper Saddle River, NJ: Prentice Hall, 2003.  
[17] Blume, P. A., The LabVIEW Style Book, Upper Saddle River, NJ: Prentice Hall, 2007.  
[18] Booch, G., J. Rumbaugh, and I. Jacobson, The Unifi ed Modeling Language Reference Manual, Reading, MA: Addison-Wesley, 1999.  
[19] Kubátová, H., “Finite State Machine Implementation in FPGAs,” in Design of Embedded Control Systems, Boston, MA: Springer, 2005, pp. 175–184.  
[20] Li, X., Z. Liu, and H. Jifeng, “A Formal Semantics of UML Sequence Diagram,” 2004 Australian Software Engineering Conference Proceedings, 2004, pp. 168–177.  
[21] Duc, A. N., and P. Abrahamsson, “Minimum Viable Product or Multiple Facet Product? The Role of MVP in Software Startups,” International Conference on Agile Software Development: XP 2016: Agile Processes, in Software Engineering, and Extreme Programming, 2016, pp. 118–130.  
[22] DeMarco, T., and T. R. Lister, Waltzing with Bears: Managing Risk on Software Projects. New York: Dorset House, 2003.  
[23] The Next FPGA Platform, “The Next FPGA Platform Conference YouTube playlist,”https://www.youtube.com/playlist?list=PLetlZuoP8eSkvnMHI1nAx21LJ6T_GZZSi.  
[24] NI, Instruction Framework Tutorial, 2015, p. 21, https://forums.ni.com/t5/NI-Labs-Toolkits/Instruction-Framework-Tutorial/ta-p/3533500.  
[25] Nieto, J., et al., “A High Throughput Data Acquisition and Processing Model for Applications Based on GPUs,” Fusion Engineering and Design, Vol. 96-97, October 1, 2015, pp. 895–898.  
[26] Hong-xi, C., “TDMS File and the Methods of Reading It into Matlab [J],” Journal of Lanzhou Petrochemical College of Vocational Technology, Vol. 4, 2010.  
[27] Zhang, M., et al., “Smart Grid-Oriented Algorithm of Data Retrieval and Processing Based on cRio,” 2014 International Conference on Information Science, Electronics and Electrical Engineering (ISEEE), April 2014, pp. 686–689.  
[28] NI, NI LabVIEW High-Performance FPGA Developer’s Guide, 2014, p. 94, http://download.ni.com/pub/gdc/tut/labview_high-perf_fpga_v1.1.pdf.  
[29] NI, “LabVIEW 2019 FPGA Module Readme,” LabVIEW 2019 FPGA Module Help, 2019. https://www.ni.com/pdf/manuals/374737k.html.  
[30] Wissolik, M., et al., “Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance WP485 (v1.1),” Xilinx White Paper, 2017, https://www.xilinx.com/support/documentation/white_papers/wp485-hbm.pdf.  
[31] Ke, X., et al., “Multi-Module Synchronic Data Acquisition Based on T-CLK,” 5th IEEE Conference on Industrial Electronics and Applications, June 15–17, 2010, pp. 191–195.
[32] NI, “Improving Timing Performance in Large Designs,” LabVIEW 2018 FPGA Module Help, 2018, https://zone.ni.com/reference/en-XX/help/371599P-01/lvfpgaconcepts/fpga_routing_congestion/.  
[33] NI, “Using Single-Cycle Timed Loops to Optimize FPGA VIs,” LabVIEW 2018 FPGA Module Help, 2018, https://zone.ni.com/reference/en-XX/help/371599P-01/lvfpgaconcepts/using_sctl_optimize_fpga/.  
[34] Churiwala, S., Designing with Xilinx® FPGAs, 1st ed., New York: Springer, 2018.  
[35] Födisch, P., et al., “Implementing High-Order FIR Filters in FPGAs,” arXiv preprint arXiv:1610.03360, 2016. https://arxiv.org/pdf/1610.03360.pdf.  
[36] Takeda, K., “OPENCORE NMR: Open-Source Core Modules for Implementing an Integrated FPGA-Based NMR Spectrometer,” Journal of Magnetic Resonance, Vol. 192, No. 2, June 2008, pp. 218–229.  
[37] NI, “LabVIEW 2020 FPGA Module Readme,” LabVIEW 2019 FPGA Module Help, 2020, http://www.ni.com/pdf/manuals/374737l.html.  
[38] Xilinx, Floating-Point Operator V7. 1 LogicCore IP Product Guide, 2019, p. 79, https://www.xilinx.com/support/documentation/ip_documentation/floating_point/v7_1/pg060-floating-point.pdf.  
[39] Piscitello, D. M., and A. L. Chapin, Open Systems Networking: TCP/IP and OSI, Reading, MA: Addison-Wesley, 1993.  
[40] Kapre, N., and D. Ye, “GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths,” Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2016.  
[41] Maxfi eld, C., The Design Warrior’s Guide to FPGAs: Devices, Tools, and Flows, Boston, MA: Newnes/Elsevier, 2004.  
[42] Gopher, D., L. Armony, and Y. Greenshpan, “Switching Tasks and Attention Policies,” Journal of Experimental Psychology: General, Vol. 129, No. 3, 2000.  
[43] Lopez, T., M. Petre, and B. Nuseibeh, “Thrashing, Tolerating and Compromising in Software Development,” Psychology of Programming Interest Group, 2012, https://ulir.ul.ie/handle/10344/2695.  
[44] Aho, A. V., R. Sethi, and J. D. Ullman, Compilers, Principles, Techniques, and Tools, Reading, MA: Addison-Wesley, 1986.  
[45] NI, “Troubleshooting Timing Violations,” LabVIEW 2018 FPGA Module Help, 2018, https://zone.ni.com/reference/en-XX/help/371599P-01/lvfpgaconcepts/fpga_fix_timing_violations/.  
[46] Richards, M. A., et al., Principles of Modern Radar: Basic Principles, CiteSeer, 2010.  
[47] NI, FlexRIO Custom Instrumentation, 2019, p. 20, http://www.ni.com/pdf/product-flyers/flexrio-custom-instrumentation.pdf.  
[48] Martin, R. C., Clean Architecture: A Craftsman’s Guide to Software Structure and Design, Upper Saddle River, NJ: Prentice Hall, 2018.  
[49] Martin, R. C., Agile Software Development: Principles, Patterns, and Practices, Upper Saddle River, NJ: Prentice Hall, 2003.  
[50] Rasmusson, J., The Agile Samurai: How Agile Masters Deliver Great Software, Raleigh, NC: The Pragmatic Bookshelf, 2010.  
[51] Martin, R. C., Clean Code: A Handbook of Agile Software Craftsmanship, Upper Saddle River, NJ: Prentice Hall, 2009.  
