// -----------------------------------------------------------------------------
// Simulation: HW2 simple mips CPU
// -----------------------------------------------------------------------------

// define files
// -----------------------------------------------------------------------------
../00_TESTBED/define.v

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbed.v
../00_TESTBED/inst_mem.vp
../00_TESTBED/data_mem.vp

// design files
// -----------------------------------------------------------------------------
./core.v
./PC.v
./regfile.v
./ALU.v
./adder.v
./MUX_5.v
./MUX_32.v
./MUX_34.v
./MUX3_32.v
./control.v