// byte2pixel_beh.v generated by Lattice IP Model Creator version 1
// created on Fri, Feb 21, 2020 18:50:44
// Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved
// obfuscator_exe version 1.mar0807

// top





















































module byte2pixel #(

    parameter DSI_MODE       = "NONBURST_PULSES",                                                                                                         parameter VSA            = 5,              parameter HSA            = 8,          

    parameter CTRL_POL       = "POSITIVE", 
    parameter DT             = 6'h3E,    parameter RX_TYPE        = "DSI",    parameter NUM_RX_LANE    = 4,    parameter RX_GEAR        = 8,    parameter PD_BUS_WIDTH   = 24,    parameter NUM_TX_CH      = 1
)
(
    input  wire                              reset_byte_n_i,
    input  wire                              clk_byte_i,
    input  wire                              sp_en_i,         
    input  wire                              sp2_en_i,        
    input  wire [5:0]                        dt_i,        
    input  wire [5:0]                        dt2_i,       
    input  wire                              lp_av_en_i,      
    input  wire                              lp2_av_en_i,      
    input  wire                              payload_en_i,    
    input  wire [NUM_RX_LANE*RX_GEAR-1:0]    payload_i,       
    input  wire [15:0]                       wc_i,            
    input  wire [15:0]                       wc2_i,           

    input  wire                              reset_pixel_n_i,
    input  wire                              clk_pixel_i,
    output wire                              vsync_o,         
    output wire                              hsync_o,         
    output wire                              fv_o,            
    output wire                              lv_o,            
    output wire                              de_o,            
    output wire [PD_BUS_WIDTH*NUM_TX_CH-1:0] pd_o,            
    output wire [1:0]                        p_odd_o,         
    output wire [3:0]                        write_cycle_o,   
    output wire                              mem_we_o,        
    output wire                              mem_re_o,        
    output wire [1:0]                        read_cycle_o,    
    output wire [2:0]                        mem_radr_o       
);
localparam VSYNC_START =     6'h01;
localparam mr5476c =       6'h11;
localparam eca3b65 =     6'h21;
localparam cb1db29 =       6'h31;
localparam ened94c =     6'h00;
localparam by6ca64 =       6'h01;
localparam en65322 =          6'h1E;
localparam cb29915 =    6'h2E;
localparam kq4c8ac =            6'h2A;
localparam nr64561 =           6'h2C;
localparam xl22b0f =        6'h18;
localparam wy1587f = 6'h1A;
localparam coac3f8 =   6'h1C;
localparam rt61fc1 =        6'h1E;
localparam wyfe0e  =        (RX_TYPE=="DSI") ? 6'h3E : 6'h24;
localparam ipf8385 = (DSI_MODE=="BURST") ? 1024 : 8;
localparam nge161 = (DSI_MODE=="BURST") ? 10 : 3;
localparam gd8585d = (NUM_RX_LANE*RX_GEAR <= PD_BUS_WIDTH*NUM_TX_CH) ?    PD_BUS_WIDTH*NUM_TX_CH :                            (NUM_RX_LANE*RX_GEAR <= PD_BUS_WIDTH*NUM_TX_CH*2) ? PD_BUS_WIDTH*NUM_TX_CH*2 :                            (NUM_RX_LANE*RX_GEAR <= PD_BUS_WIDTH*NUM_TX_CH*3) ? PD_BUS_WIDTH*NUM_TX_CH*3 :                                                                                PD_BUS_WIDTH*NUM_TX_CH*4;
localparam xje3f2b = (((gd8585d == 10) || (gd8585d == 12) || (gd8585d == 18) || (gd8585d == 20)                           || (gd8585d == 36)) && (DT != cb29915)) ? 18 : 16;
reg                              tu793bb, alc9dda;
reg [9:0]                        kd4eed5, go776ac;
reg                              anbb561, hodab0d, vid586b, ukac35a, fn61ad1;
reg                              gdd68e, dz6b474, vv5a3a6, ykd1d36;
reg                              vx8e9b0, th74d86, yma6c37, gd361b9;
reg                              bnb0dcd, ls86e6f, nt3737a, cob9bd7;
reg                              zxcdeb9, cz6f5cf, mr7ae7c, xjd73e4, ksb9f26, jccf931;
reg                              zk7c98a, zke4c53, kf2629a, sw314d4;
reg                              oh8a6a0, qg53505;
reg                              ir9a828, cmd4145;
reg [NUM_RX_LANE*RX_GEAR-1:0]    jr28a70, rt45386, ir29c36, ip4e1b4;
reg [3:0]                        wj70da5;
reg                              xy86d2d;
reg [nge161-1:0]    gdb4b54;
reg                              bna5aa5, bn2d52e, ip6a977;
reg [1:0]                        mr54bbd, dba5dec, ou2ef66, go77b31, vkbd988;
reg                              vvecc43, ho6621e, uk310f2, co88790;
reg                              ui43c80, fc1e400, czf2002, ux90015;
reg                              sj800ad, ou56c, kf2b60, co15b04;
reg                              zmad820, ne6c102, al60813, ri409c;
reg [15:0]                       hq204e2, an2713, hd1389d, ri9c4ef;
reg [1:0]                        yxe277b;
reg                              db13bdc, ks9dee7, osef738, fn7b9c0;
reg                              shdce06, cze7034, jr381a4, xwc0d26;
reg                              jr6933, uk3499e;
reg                              ira4cf1, ep2678c;
reg                              yz33c64, lf9e324, xwf1926, fc8c933;
reg                              zx6499b, ie24cde;
reg                              ep266f0, yz33784, ph9bc25, gode12f;
reg                              icf0978, rv84bc1;
reg                              ls25e0f, ba2f07a, cm783d2, suc1e90;
reg                              swf481, yx7a409;
reg                              thd204d, gd9026e, lf81375, nt9bae;
reg                              jc4dd77, fn6ebbb, of75ddf;
reg                              mtaeefd, qg777ed, cbbbf69, tudfb4c, offda63;
reg                              qted31d, xw698ed, ww4c76a, zk63b50, oh1da83;
reg                              wjed41c, uv6a0e5, bl5072c, vk83967, ph1cb3a;
reg                              cme59d6, ir2ceb0, go67584, ng3ac20, end6102;
reg                              rvb0814, lf840a7;
reg                              ls2053e, gd29f3, xy14f9c, lsa7ce2,ec3e713;
reg [1:0]                        pff3899, pu9c4ce, ipe2673;
reg                              fp1339c, xy99ce6;
reg                              osce732, rg73991, fc9cc8a, dze6452, rv32296;
reg                              lf914b7, yz8a5bf;
reg                              tu52dfd, je96feb, hqb7f5b, fpbfada, shfd6d6;
reg                              rgeb6b4, cz5b5a2;
reg                              dmdad14, qtd68a3, mtb451d, ria28ec, ba14763;
reg                              uka3b1b, an1d8d9;
reg                              pfec6cc, ps63667, hq1b33a, shd99d2, czcce94;
reg [15:0]                       yk674a5, ba3a528, rtd2943, vx94a1f;
reg [xje3f2b:0]             zz287f7, qg43fbf, ym1fdf8, byfefc1;
reg                              mrf7e0a, tjbf054, enf82a7, icc153c;
reg                              mga9e0, yx54f00, twa7804, sj3c023;
reg                              qge011c, sw8e1, tw4709, yz2384a;
reg [xje3f2b:0]             vie12af;
reg                              jr957b, bl4abde, pf55ef6;
reg                              bnaf7b6, fn7bdb6, qgdedb6;
reg                              rtf6db1, ecb6d8e, ecb6c70;
reg                              ecb6380, kfb1c01, hd8e00d;
reg                              of7006f, ir8037c;
reg                              ng1be4, gddf23;
reg                              gb6f91d, vi7c8ed;
reg                              tue476b, sj23b5b;
reg                              kf1dadd, qted6ec;
reg                              zx6b765, of5bb2e;
reg                              bldd975, xjecbae;
reg                              yx65d76, aa2ebb4;
reg                              al75da1, epaed0d;
reg                              fa7686d, ohb436a;
reg                              ira1b54, epdaa4;
reg                              os6d525, ip6a929;
reg                              mr5494d, cba4a6c;
reg                              hq25364, an29b23;
reg                              vi4d91c, vi6c8e3;
reg                              jp6471a, qv238d7;
reg                              vx1c6bd, fne35ef;
reg                              ec1af7e;
reg [1:0]                        zxd7bf1, fcbdf8f, uiefc7b, fn7e3d9;
reg                              vif1ecf, qv8f67b;
reg                              jp7b3dd;
reg                              czd9eef, dmcf77c, jp7bbe3, zxddf1e, eaef8f6, fa7c7b1, the3d8a;
reg                              ri1ec57, zxf62bb, wlb15df, ux8aefc;
reg                              jc577e4, epbbf22, jcdf914;
reg [nge161-1:0]    hoe451f;
reg [gd8585d-1:0]         do147df;
reg [PD_BUS_WIDTH*NUM_TX_CH-1:0] hofbec8, hodf642;
reg                              rgfb212, ofd9093, blc849d;
reg                              ne424ee, gd12773, fc93b9c;
reg [1:0]                        aa9dce3;
wire [xje3f2b:0]            vi738c2, ls9c612, dze3093, qv1849e;
wire                       rtc24f5, mt127af, ba93d7c, xl9ebe3;
wire                       suf5f1f, tjaf8f9, vi7c7cf, rte3e7a;
wire                       aa1f3d7, pff9eb8, xwcf5c7, mr7ae3b, xjd71dc;
wire                       lsb8ee6, thc7733;
wire                       aa3b99f;
wire                       endccf8;
wire [xje3f2b:0]      ep33e26, gd9f134, kdf89a4, icc4d25;
reg [gd8585d-1:0]   ie3494d;
wire [gd8585d-1:0]  pu2534c;
wire                       mt29a63;
wire                       ne4d31c;
reg fa698e2, ic4c712, rg63890, db1c483;
reg     qte241f,qv120fc,ir907e4;
reg     zm83f25;
reg     sw1f92a,hbfc951,lqe4a8f;
reg     ba2547a;
reg     do2a3d3,uv51e9a,oh8f4d4;
reg     sh7a6a5;
reg     wjd352d,ep9a96c,wwd4b65;
reg     fpa5b28;

















generate
if (CTRL_POL == "POSITIVE") begin: zk6ca36
assign vsync_o = (RX_TYPE == "DSI") ? oh1da83 : 0;

assign hsync_o = (RX_TYPE == "DSI") ? end6102 : 0;
assign fv_o = (((DT == kq4c8ac) || (DT == xl22b0f) || (DT == wy1587f) || (DT == coac3f8) || (DT == rt61fc1)) && (NUM_RX_LANE ==1)) ? fn61ad1              : (RX_TYPE == "CSI2") ? ec3e713 : 0;

assign lv_o = (RX_TYPE == "CSI2") ? fne35ef : 0;  
assign de_o = (RX_TYPE == "DSI") ? fne35ef : 0;
end
else if (CTRL_POL == "NEGATIVE") begin: zma7e99
assign vsync_o = (RX_TYPE == "DSI") ? ~oh1da83 : 1'b1;
assign hsync_o = (RX_TYPE == "DSI") ? ~end6102 : 1'b1;
assign fv_o = (((DT == kq4c8ac) || (DT == xl22b0f) || (DT == wy1587f) || (DT == coac3f8) || (DT == rt61fc1)) && (NUM_RX_LANE ==1)) ? ~fn61ad1              : (RX_TYPE == "CSI2") ? ~ec3e713 : 1'b1;

assign lv_o = (RX_TYPE == "CSI2") ? ~fne35ef : 1'b1;  
assign de_o = (RX_TYPE == "DSI") ? ~fne35ef : 1'b1;
end
endgenerate

assign pd_o = hodf642;
assign p_odd_o = (PD_BUS_WIDTH*NUM_TX_CH >= 36) ? aa9dce3 : 2'b00;

assign write_cycle_o = wj70da5;
assign mem_we_o = xy86d2d;
assign mem_re_o = czd9eef;
assign mem_radr_o = hoe451f;
assign read_cycle_o = ((gd8585d == PD_BUS_WIDTH*NUM_TX_CH*3) || (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*4)) ? zxd7bf1 : 2'd0;
assign aa1f3d7 = (NUM_RX_LANE*RX_GEAR == 64) ? (lp_av_en_i | lp2_av_en_i) : lp_av_en_i;


generate    if (DT == cb29915)      begin : ri4145        if (NUM_RX_LANE*RX_GEAR == 8)            always @(*)                ie3494d = {rt45386[7:2], jr28a70[7:2], payload_i[7:2]};        else if (NUM_RX_LANE*RX_GEAR == 16)            always @(*)                case (wj70da5[1:0])

                    2'd2 : ie3494d = {jr28a70[15:10], payload_i[7:2], payload_i[15:10]};                    default : ie3494d = {jr28a70[7:2], jr28a70[15:10], payload_i[7:2]};                endcase        else if (NUM_RX_LANE*RX_GEAR == 32)            always @(*)                case (wj70da5[1:0])

                    2'd2 : ie3494d = {payload_i[15:10], payload_i[23:18], payload_i[31:26], jr28a70[23:18], jr28a70[31:26], payload_i[7:2]};                    default : ie3494d = {jr28a70[31:26], payload_i[7:2], payload_i[15:10], jr28a70[7:2], jr28a70[15:10], jr28a70[23:18]};                endcase        else if (NUM_RX_LANE*RX_GEAR == 64)            always @(*)                case (wj70da5[1:0])


                    2'd2 : ie3494d = {payload_i[47:42], payload_i[55:50], payload_i[63:58], payload_i[23:18], payload_i[31:26], payload_i[39:34],                                       jr28a70[63:58], payload_i[7:2], payload_i[15:10], jr28a70[39:34], jr28a70[47:42], jr28a70[55:50]};                    default : ie3494d = {payload_i[15:10], payload_i[23:18], payload_i[31:26], jr28a70[55:50], jr28a70[63:58], payload_i[7:2],                                          jr28a70[31:26], jr28a70[39:34], jr28a70[47:42], jr28a70[7:2], jr28a70[15:10], jr28a70[23:18]};                endcase    end    else if (NUM_RX_LANE*RX_GEAR == gd8585d)          always @(*)            ie3494d = payload_i;    else if (NUM_RX_LANE*RX_GEAR*3 == gd8585d)      begin : osc444a        if (RX_TYPE == "CSI2")            always @(*)                ie3494d = {payload_i, jr28a70, rt45386};        else if (RX_TYPE == "DSI")            always @(*)                ie3494d = {rt45386, jr28a70, payload_i};    end    else if (NUM_RX_LANE*RX_GEAR*3 == gd8585d*2)      begin : wj6fb84        if (NUM_RX_LANE*RX_GEAR == 8)              always @(*)                case (wj70da5[1:0])                    2'd0 : ie3494d = {rt45386[7:0], jr28a70[7:4]};

                    default : ie3494d = {rt45386[7:0], payload_i[3:0]};                endcase        else if ((NUM_RX_LANE*RX_GEAR == 16) && (PD_BUS_WIDTH == 12))              always @(*)                case (wj70da5[1:0])

                    2'd2 : ie3494d = {payload_i[7:0], payload_i[15:12], jr28a70[15:8], payload_i[11:8]};                    default : ie3494d = {jr28a70[15:8], payload_i[7:4], jr28a70[7:0], payload_i[3:0]};                endcase        else if (DT == nr64561)              always @(*)                case (wj70da5[3:0])

                    2'd2 : ie3494d = {payload_i[23:16], payload_i[31:28], payload_i[15:8], payload_i[27:24],                                       jr28a70[31:24], payload_i[7:4], jr28a70[23:16], payload_i[3:0]};                    default : ie3494d = {payload_i[7:0], payload_i[15:12],                                          jr28a70[31:24], payload_i[11:8], jr28a70[15:8], jr28a70[23:20],                                          jr28a70[7:0], jr28a70[19:16]};                endcase        else if (RX_TYPE == "CSI2")              always @(*)                case (wj70da5[1:0])
                    2'd1 : ie3494d = {payload_i[NUM_RX_LANE*RX_GEAR/2-1:0], jr28a70[NUM_RX_LANE*RX_GEAR-1:0]};
                    default : ie3494d = {payload_i[NUM_RX_LANE*RX_GEAR-1:0], jr28a70[NUM_RX_LANE*RX_GEAR-1:NUM_RX_LANE*RX_GEAR/2]};                endcase        else if ((RX_TYPE == "DSI") && (NUM_RX_LANE*RX_GEAR == 16))             always @(*)                case (wj70da5[1:0])

                    2'd2 : ie3494d = {jr28a70[15:8], payload_i[7:0], payload_i[15:8]};                    default : ie3494d = {jr28a70[7:0], jr28a70[15:8], payload_i[7:0]};                endcase        else if ((RX_TYPE == "DSI") && (NUM_RX_LANE*RX_GEAR == 32))             always @(*)                case (wj70da5[1:0])

                    2'd2 : ie3494d = {payload_i[15:8], payload_i[23:16], payload_i[31:24], jr28a70[23:16], jr28a70[31:24], payload_i[7:0]};                    default : ie3494d = {jr28a70[31:24], payload_i[7:0], payload_i[15:8], jr28a70[7:0], jr28a70[15:8], jr28a70[23:16]};                endcase        else if ((RX_TYPE == "DSI") && (NUM_RX_LANE*RX_GEAR == 64))             always @(*)                case (wj70da5[1:0])


                    2'd2 : ie3494d = {payload_i[47:40], payload_i[55:48], payload_i[63:56], payload_i[23:16], payload_i[31:24], payload_i[39:32],                                       jr28a70[63:56], payload_i[7:0], payload_i[15:8], jr28a70[39:32], jr28a70[47:40], jr28a70[55:48]};                    default : ie3494d = {payload_i[15:8], payload_i[23:16], payload_i[31:24], jr28a70[55:48], jr28a70[63:56], payload_i[7:0],                                          jr28a70[31:24], jr28a70[39:32], jr28a70[47:40], jr28a70[7:0], jr28a70[15:8], jr28a70[23:16]};                endcase    end    else if (NUM_RX_LANE*RX_GEAR*5 == gd8585d*4)      begin : vx9ede4        if (NUM_RX_LANE*RX_GEAR == 8)              always @(*)                case (wj70da5[2:0])                    3'd0 : ie3494d = {ip4e1b4[7:0], jr28a70[3:2]};                    3'd1 : ie3494d = {ip4e1b4[7:0], rt45386[5:4]};                    3'd2 : ie3494d = {ip4e1b4[7:0], ir29c36[7:6]};

                    default : ie3494d = {ip4e1b4[7:0], payload_i[1:0]};                endcase        else if (NUM_RX_LANE*RX_GEAR == 16)              always @(*)                case (wj70da5[2:0])                    3'd0 : ie3494d = {jr28a70[7:0], jr28a70[15:14], rt45386[15:8], jr28a70[13:12]};

                    3'd3 : ie3494d = {rt45386[15:8], jr28a70[7:6], rt45386[7:0], jr28a70[5:4]};                    3'd4 : ie3494d = {jr28a70[7:0], payload_i[11:10], rt45386[15:8], payload_i[9:8]};                    default : ie3494d = {rt45386[15:8], payload_i[3:2], rt45386[7:0], payload_i[1:0]};                endcase        else if (NUM_RX_LANE*RX_GEAR == 32)              always @(*)                case (wj70da5[2:0])


                    3'd2 : ie3494d = {payload_i[7:0], payload_i[15:14], jr28a70[31:24], payload_i[13:12],                                      jr28a70[23:16], payload_i[11:10], jr28a70[15:8], payload_i[9:8]};                    3'd3 : ie3494d = {payload_i[15:8], payload_i[23:22], payload_i[7:0], payload_i[21:20],                                      jr28a70[31:24], payload_i[19:18], jr28a70[23:16], payload_i[17:16]};                    3'd4 : ie3494d = {payload_i[23:16], payload_i[31:30], payload_i[15:8], payload_i[29:28],                                      payload_i[7:0], payload_i[27:26], jr28a70[31:24], payload_i[25:24]};                    default : ie3494d = {jr28a70[31:24], payload_i[7:6], jr28a70[23:16], payload_i[5:4],                                         jr28a70[15:8], payload_i[3:2], jr28a70[7:0], payload_i[1:0]};                endcase    end    else if (NUM_RX_LANE*RX_GEAR*9 == gd8585d*4)      begin : ri2a8bd        if (NUM_RX_LANE*RX_GEAR == 8)              always @(*)                case (wj70da5[3:0])  



                    4'd4 : ie3494d = {rt45386[7:2], jr28a70[5:0], payload_i[3:0], jr28a70[7:6]};
                    4'd6 : ie3494d = {jr28a70[1:0], rt45386[7:4], jr28a70[7:2], payload_i[5:0]};
                    4'd8 : ie3494d = {jr28a70[3:0], rt45386[7:6], payload_i[1:0], jr28a70[7:4], payload_i[7:2]};                    default : ie3494d = {rt45386[5:0], jr28a70[3:0], rt45386[7:6], payload_i[1:0], jr28a70[7:4]};                endcase    end 
    else if (NUM_RX_LANE*RX_GEAR*9 == gd8585d*8)      begin : tj132c9         if (NUM_RX_LANE*RX_GEAR == 16)              always @(*)                case (wj70da5[3:0])

                    4'd2 : ie3494d = {jr28a70[7:2], jr28a70[13:8], payload_i[3:0], jr28a70[15:14]};                    4'd3 : ie3494d = {jr28a70[9:4], jr28a70[15:10], payload_i[5:0]};                    4'd4 : ie3494d = {jr28a70[11:6], payload_i[1:0], jr28a70[15:12], payload_i[7:2]};                    4'd5 : ie3494d = {jr28a70[13:8], payload_i[3:0], jr28a70[15:14], payload_i[9:4]};                    4'd6 : ie3494d = {jr28a70[15:10], payload_i[5:0], payload_i[11:6]};                    4'd7 : ie3494d = {payload_i[1:0], jr28a70[15:12], payload_i[7:2], payload_i[13:8]};                    4'd8 : ie3494d = {payload_i[3:0], jr28a70[15:14], payload_i[9:4], payload_i[15:10]};                    default : ie3494d = {jr28a70[5:0], jr28a70[11:6], payload_i[1:0], jr28a70[15:12]};                endcase         else if ((NUM_RX_LANE*RX_GEAR == 32) && (PD_BUS_WIDTH == 12))              always @(*)                case (wj70da5[3:0])                    4'd0 : ie3494d = {jr28a70[23:16], jr28a70[31:28], jr28a70[15:8], jr28a70[27:24],                                       rt45386[31:24], jr28a70[7:4]};

                    4'd2 : ie3494d = {jr28a70[31:24], payload_i[7:4], jr28a70[23:16], payload_i[3:0],                                       jr28a70[7:0], jr28a70[15:12]};                    4'd3 : ie3494d = {payload_i[7:0], payload_i[19:16], jr28a70[23:16], jr28a70[31:28],                                       jr28a70[15:8], jr28a70[27:24]};                    4'd4 : ie3494d = {payload_i[7:0], payload_i[15:12], jr28a70[31:24], payload_i[11:8],                                       jr28a70[15:8], jr28a70[23:20]};                    4'd5 : ie3494d = {payload_i[15:8], payload_i[27:24], jr28a70[31:24], payload_i[7:4],                                       jr28a70[23:16], payload_i[3:0]};                    4'd6 : ie3494d = {payload_i[15:8], payload_i[23:20], payload_i[7:0], payload_i[19:16],                                       jr28a70[23:16], jr28a70[31:28]};
                    4'd8 : ie3494d = {jr28a70[23:16], payload_i[3:0], jr28a70[7:0], jr28a70[15:12],                                       rt45386[31:24], jr28a70[11:8]};                    default : ie3494d = {jr28a70[31:24], payload_i[11:8], jr28a70[15:8], jr28a70[23:20],                                          jr28a70[7:0], jr28a70[19:16]};                endcase        else if (RX_GEAR == 8)              always @(*)                case (wj70da5[3:0])


                    4'd2 : ie3494d = {jr28a70[27:22], payload_i[1:0], jr28a70[31:28], payload_i[7:2],                                      jr28a70[9:4], jr28a70[15:10], jr28a70[21:16]};                    4'd3 : ie3494d = {jr28a70[31:26], payload_i[5:0], payload_i[11:6],                                      jr28a70[13:8], jr28a70[19:14], jr28a70[25:20]};                    4'd4 : ie3494d = {payload_i[3:0], jr28a70[31:30], payload_i[9:4], payload_i[15:10],                                      jr28a70[17:12], jr28a70[23:18], jr28a70[29:24]};                    4'd5 : ie3494d = {payload_i[7:2], payload_i[13:8], payload_i[19:14],                                      jr28a70[21:16], jr28a70[27:22], payload_i[1:0], jr28a70[31:28]};                    4'd6 : ie3494d = {payload_i[11:6], payload_i[17:12], payload_i[23:18],                                      jr28a70[25:20], jr28a70[31:26], payload_i[5:0]};                    4'd7 : ie3494d = {payload_i[15:10], payload_i[21:16], payload_i[27:22],                                      jr28a70[29:24], payload_i[3:0], jr28a70[31:30], payload_i[9:4]};                    4'd8 : ie3494d = {payload_i[19:14], payload_i[25:20], payload_i[31:26],                                      payload_i[1:0], jr28a70[31:28], payload_i[7:2], payload_i[13:8]};                    default : ie3494d = {jr28a70[23:18], jr28a70[29:24], payload_i[3:0], jr28a70[31:30],                                         jr28a70[5:0], jr28a70[11:6], jr28a70[17:12]};                endcase        else if ((RX_GEAR == 16)&&(NUM_RX_LANE==4))              always @(*)                case (wj70da5[3:0])


                    4'd2 : ie3494d = {payload_i[3:0], jr28a70[63:62], payload_i[9:4], payload_i[15:10], jr28a70[49:44], jr28a70[55:50], jr28a70[61:56],                                      jr28a70[31:26], jr28a70[37:32], jr28a70[43:38], jr28a70[13:8], jr28a70[19:14], jr28a70[25:20]};                    4'd3 : ie3494d = {payload_i[11:6], payload_i[17:12], payload_i[23:18], jr28a70[57:52], jr28a70[63:58], payload_i[5:0],                                      jr28a70[39:34], jr28a70[45:40], jr28a70[51:46], jr28a70[21:16], jr28a70[27:22], jr28a70[33:28]};                    4'd4 : ie3494d = {payload_i[19:14], payload_i[25:20], payload_i[31:26], payload_i[1:0], jr28a70[63:60], payload_i[7:2], payload_i[13:8],                                      jr28a70[47:42], jr28a70[53:48], jr28a70[59:54], jr28a70[29:24], jr28a70[35:30], jr28a70[41:36]};                    4'd5 : ie3494d = {payload_i[27:22], payload_i[33:28], payload_i[39:34], payload_i[9:4], payload_i[15:10], payload_i[21:16],                                      jr28a70[55:50], jr28a70[61:56], payload_i[3:0], jr28a70[63:62], jr28a70[37:32], jr28a70[43:38], jr28a70[49:44]};                    4'd6 : ie3494d = {payload_i[35:30], payload_i[41:36], payload_i[47:42], payload_i[17:12], payload_i[23:18], payload_i[29:24],                                      jr28a70[63:58], payload_i[5:0], payload_i[11:6], jr28a70[45:40], jr28a70[51:46], jr28a70[57:52]};                    4'd7 : ie3494d = {payload_i[43:38], payload_i[49:44], payload_i[55:50], payload_i[25:20], payload_i[31:26], payload_i[37:32],                                      payload_i[7:2], payload_i[13:8], payload_i[19:14], jr28a70[53:48], jr28a70[59:54], payload_i[1:0], jr28a70[63:60]};                    4'd8 : ie3494d = {payload_i[51:46], payload_i[57:52], payload_i[63:58], payload_i[33:28], payload_i[39:34], payload_i[45:40],                                      payload_i[15:10], payload_i[21:16], payload_i[27:22], jr28a70[61:56], payload_i[3:0], jr28a70[63:62], payload_i[9:4]};                    default : ie3494d = {jr28a70[59:54], payload_i[1:0], jr28a70[63:60], payload_i[7:2], jr28a70[41:36], jr28a70[47:42], jr28a70[53:48],                                         jr28a70[23:18], jr28a70[29:24], jr28a70[35:30], jr28a70[5:0], jr28a70[11:6], jr28a70[17:12]};                endcase        else if ((RX_GEAR == 16)&&(NUM_RX_LANE==2))              always @(*)                case (wj70da5[3:0])                    4'd2 : ie3494d = {jr28a70[27:22], payload_i[1:0], jr28a70[31:28], payload_i[7:2], jr28a70[9:4], jr28a70[15:10], jr28a70[21:16]};                     4'd3 : ie3494d = {jr28a70[31:26], payload_i[5:0], payload_i[11:6], jr28a70[13:8], jr28a70[19:14], jr28a70[25:20]};                     4'd4 : ie3494d = {payload_i[3:0], jr28a70[31:30], payload_i[9:4], payload_i[15:10], jr28a70[17:12], jr28a70[23:18], jr28a70[29:24]};                     4'd5 : ie3494d = {payload_i[7:2], payload_i[13:8], payload_i[19:14], jr28a70[21:16], jr28a70[27:22], payload_i[1:0], jr28a70[31:28]};                     4'd6 : ie3494d = {payload_i[11:6], payload_i[17:12], payload_i[23:18], jr28a70[25:20], jr28a70[31:26], payload_i[5:0]};                     4'd7 : ie3494d = {payload_i[15:10], payload_i[21:16], payload_i[27:22], jr28a70[29:24], payload_i[3:0], jr28a70[31:30], payload_i[9:4]};                     4'd8 : ie3494d = {payload_i[19:14], payload_i[25:20], payload_i[31:26], payload_i[1:0], jr28a70[31:28], payload_i[7:2], payload_i[13:8]};                     default : ie3494d = {jr28a70[23:18], jr28a70[29:24], payload_i[3:0], jr28a70[31:30], jr28a70[5:0], jr28a70[11:6], jr28a70[17:12]};                 endcase    end
endgenerate

generate    if (RX_TYPE == "DSI")    begin : go46fe7                            always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                anbb561 <= 0;            else if ((sp_en_i & (dt_i == VSYNC_START)) | (sp2_en_i & (dt2_i == VSYNC_START)))                anbb561 <= 1;                                       else if (zm83f25)                 anbb561 <= 0;        end
               always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin              qte241f    <= 0;               qv120fc   <= 0;              ir907e4 <= 0;            end            else begin              qte241f    <= qg777ed;              qv120fc   <= qte241f;              ir907e4 <= qv120fc;            end        end        always @* begin          zm83f25 <= qv120fc && !ir907e4 ;        end        


                         if (DSI_MODE == "NONBURST_PULSES") begin: vvc2c39            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    vid586b <= 0;                else if ((sp_en_i & (dt_i == mr5476c)) | (sp2_en_i & (dt2_i == mr5476c)))                    vid586b <= 1;                                            else if (ba2547a)                 vid586b <= 0;            end                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin              sw1f92a    <= 0;               hbfc951   <= 0;              lqe4a8f <= 0;            end            else begin              sw1f92a    <= offda63;              hbfc951   <= sw1f92a;              lqe4a8f <= hbfc951;            end        end        always @* begin          ba2547a <= hbfc951 && !lqe4a8f ;        end                end         else begin: fn716a4            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (!reset_byte_n_i) begin                    kd4eed5 <= 0;                end                else if (kd4eed5 == VSA) begin                    kd4eed5 <= 0;                end                else if (anbb561) begin                    kd4eed5 <= 1'b1;                end                else if (|kd4eed5 && hodab0d && (~vx8e9b0)) begin                    kd4eed5 <= kd4eed5 + 1'b1;                end            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (!reset_byte_n_i) begin                    tu793bb <= 0;                end                else if (vid586b) begin                    tu793bb <= 0;                end                else if (kd4eed5 == VSA) begin                    tu793bb <= 1'b1;                end            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    vid586b <= 0;                else if (tu793bb && (sp_en_i & (dt_i == eca3b65)) | (sp2_en_i & (dt2_i == eca3b65)))                    vid586b <= 1;                else if (tudfb4c)                    vid586b <= 0;            end        end                         always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                hodab0d <= 0;            else if ((sp_en_i & (dt_i == eca3b65)) | (sp2_en_i & (dt2_i == eca3b65)))                hodab0d <= 1;                                        else if (sh7a6a5)                 hodab0d <= 0;        end                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin              do2a3d3    <= 0;           uv51e9a   <= 0;          oh8f4d4 <= 0;            end            else begin              do2a3d3    <= uv6a0e5;          uv51e9a   <= do2a3d3;          oh8f4d4 <= uv51e9a;            end        end        always @* begin          sh7a6a5 <= uv51e9a && !oh8f4d4 ;        end        
                if (DSI_MODE == "NONBURST_PULSES") begin: tw3fee1            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    ukac35a <= 0;                else if ((sp_en_i & (dt_i == cb1db29)) | (sp2_en_i & (dt2_i == cb1db29)))                    ukac35a <= 1;                                                  else if (fpa5b28)                 ukac35a <= 0;            end               always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin              wjd352d    <= 0;           ep9a96c   <= 0;          wwd4b65 <= 0;            end            else begin              wjd352d    <= ph1cb3a;          ep9a96c   <= wjd352d;          wwd4b65 <= ep9a96c;            end        end        always @* begin          fpa5b28 <= ep9a96c && !wwd4b65 ;        end                end 
        else begin: vk1e7c6            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    ukac35a <= 0;                else                    ukac35a <= 0;            end        end                        if (DSI_MODE == "BURST") begin: anb4b73            always @(*) begin                if (dz6b474) begin                    qg53505 = 1'b1;                end                                else if (qg777ed || cbbbf69) begin                    qg53505 = 1'b0;                end                else begin                    qg53505 = oh8a6a0;                end            end            always @(*) begin                if (th74d86) begin                    cmd4145 = 1'b1;                end                                else if (uv6a0e5 || bl5072c) begin                    cmd4145 = 1'b0;                end                else begin                    cmd4145 = ir9a828;                end            end                        always @(posedge clk_byte_i or negedge reset_byte_n_i) begin                if (!reset_byte_n_i) begin                    oh8a6a0 <= 0;                    ir9a828 <= 0;                end                else begin                    oh8a6a0 <= qg53505;                    ir9a828 <= cmd4145;                end            end            always @(posedge clk_pixel_i or negedge reset_pixel_n_i) begin                if (~reset_pixel_n_i) begin                    mtaeefd   <= 0;                    wjed41c   <= 0;                end                else begin                    mtaeefd   <= qg53505;                    wjed41c   <= cmd4145;                end            end        end        else begin: db1cddb            always @(posedge clk_pixel_i or negedge reset_pixel_n_i) begin                if (~reset_pixel_n_i) begin                    mtaeefd   <= 0;                    wjed41c   <= 0;                end                else begin                                                mtaeefd <= anbb561;                  wjed41c <= hodab0d;                 end            end        end                                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                gdd68e <= 0;                dz6b474 <= 0;                vv5a3a6 <= 0;                ykd1d36 <= 0;                zk7c98a <= 0;                vx8e9b0 <= 0;                th74d86 <= 0;                yma6c37 <= 0;                gd361b9 <= 0;                kf2629a <= 0;                bnb0dcd   <= 0;                ls86e6f   <= 0;                nt3737a   <= 0;                cob9bd7   <= 0;                zke4c53   <= 0;                zxcdeb9   <= 0;                cz6f5cf   <= 0;                mr7ae7c   <= 0;                xjd73e4   <= 0;                sw314d4   <= 0;            end            else            begin                gdd68e <= anbb561;                dz6b474 <= gdd68e;                vv5a3a6 <= dz6b474;                ykd1d36 <= vv5a3a6;                zk7c98a <= gdd68e | dz6b474 | vv5a3a6 | ykd1d36;                vx8e9b0 <= hodab0d;                th74d86 <= vx8e9b0;                yma6c37 <= th74d86;                gd361b9 <= yma6c37;                kf2629a <= vx8e9b0 | th74d86 | yma6c37 | gd361b9;                bnb0dcd   <= vid586b;                ls86e6f   <= bnb0dcd;                nt3737a   <= ls86e6f;                cob9bd7   <= nt3737a;                zke4c53   <= bnb0dcd | ls86e6f | nt3737a | cob9bd7;                zxcdeb9   <= ukac35a;                cz6f5cf   <= zxcdeb9;                mr7ae7c   <= cz6f5cf;                xjd73e4   <= mr7ae7c;                sw314d4   <= zxcdeb9 | cz6f5cf | mr7ae7c | xjd73e4;            end        end    end    else if (RX_TYPE == "CSI2")      begin : wlbe6a2        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                fn61ad1 <= 0;            else if (sp_en_i & (dt_i == ened94c))                fn61ad1 <= 1;            else if (sp_en_i & (dt_i == by6ca64))                fn61ad1 <= 0;

        end
        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                ksb9f26 <= 0;                jccf931 <= 0;            end            else            begin                ksb9f26 <= fn61ad1;                jccf931 <= ksb9f26;            end        end    end
endgenerate

always @(posedge clk_byte_i or negedge reset_byte_n_i)
begin    if (~reset_byte_n_i)    begin        jr28a70 <= 0;        rt45386 <= 0;        ir29c36 <= 0;        ip4e1b4 <= 0;    end    else    begin        jr28a70 <= payload_i;        rt45386 <= jr28a70;        ir29c36 <= rt45386;        ip4e1b4 <= ir29c36;    end
end


generate    if ((NUM_RX_LANE*RX_GEAR*3 == gd8585d) || (NUM_RX_LANE*RX_GEAR*3 == gd8585d*2) || (DT == cb29915))      begin : mt23db6        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                wj70da5 <= 0;            else if (aa1f3d7)                wj70da5 <= 0;            else if (wj70da5[1:0] == 2'd2)                wj70da5 <= 0;            else if (payload_en_i)                wj70da5 <= wj70da5 + 1'd1;

        end        if ((NUM_RX_LANE*RX_GEAR*3 == gd8585d*2) || ((DT == cb29915) && (NUM_RX_LANE*RX_GEAR >= 16)))          begin            if (NUM_RX_LANE*RX_GEAR == 8)              begin                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        vie12af <= 0;                    else if (lp_av_en_i)                        vie12af <= {1'b0, wc_i, 2'd0};                    else if (payload_en_i & (wj70da5 != 2'd0))                        vie12af <= vie12af - gd8585d/2;

                end                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        xy86d2d <= 0;                    else                        xy86d2d <= payload_en_i & (wj70da5 != 2'd0) & (~vie12af[xje3f2b]) & (|vie12af[xje3f2b-1:0]);                   end            end            else              begin                if ((NUM_RX_LANE*RX_GEAR != 64) && (DT == cb29915))                  begin                    always @(posedge clk_byte_i or negedge reset_byte_n_i)                    begin                        if (~reset_byte_n_i)                            vie12af <= 0;                        else if (lp_av_en_i)                            vie12af <= {1'b0, wc_i};                        else if (payload_en_i & (wj70da5 != 2'd2))                            vie12af <= vie12af - gd8585d/6;

                    end                end                else if (NUM_RX_LANE*RX_GEAR != 64)                  begin : gbf7664                    always @(posedge clk_byte_i or negedge reset_byte_n_i)                    begin                        if (~reset_byte_n_i)                            vie12af <= 0;                        else if (lp_av_en_i)                            vie12af <= {1'b0, wc_i};                        else if (payload_en_i & (wj70da5 != 2'd2))                            vie12af <= vie12af - gd8585d/8;

                    end                end                else if (DT == cb29915)                  begin : ym4bf                    always @(posedge clk_byte_i or negedge reset_byte_n_i)                    begin                        if (~reset_byte_n_i)                            vie12af <= 0;                        else if (lp2_av_en_i)                            vie12af <= {1'b0, wc2_i};                        else if (lp_av_en_i)                            vie12af <= {1'b0, wc_i};                        else if (payload_en_i & (wj70da5 != 2'd2))                            vie12af <= vie12af - gd8585d/6;

                    end                end                else                begin : zm83c26                    always @(posedge clk_byte_i or negedge reset_byte_n_i)                      begin                        if (~reset_byte_n_i)                            vie12af <= 0;                        else if (lp2_av_en_i)                            vie12af <= {1'b0, wc2_i};                        else if (lp_av_en_i)                            vie12af <= {1'b0, wc_i};                        else if (payload_en_i & (wj70da5 != 2'd2))                            vie12af <= vie12af - gd8585d/8;

                    end                end                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        xy86d2d <= 0;                    else                        xy86d2d <= payload_en_i & (wj70da5 != 2'd2) & (~vie12af[16]) & (|vie12af[15:0]); 
                end            end        end        else if ((NUM_RX_LANE*RX_GEAR*3 == gd8585d) || ((DT == cb29915) && (NUM_RX_LANE*RX_GEAR == 8)))          begin            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    xy86d2d <= 0;                else                    xy86d2d <= payload_en_i & (wj70da5 == 2'd1);            end        end    end    else if (NUM_RX_LANE*RX_GEAR*5 == gd8585d*4)     begin : pf5ff47        if (NUM_RX_LANE*RX_GEAR == 8)          begin            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    wj70da5 <= 0;                else if (aa1f3d7)                    wj70da5 <= 0;                else if (wj70da5[2:0] == 3'd4)                    wj70da5 <= 0;                else if (payload_en_i | ip6a977)                      wj70da5 <= wj70da5 + 1'd1;

            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    xy86d2d <= 0;                else
                    xy86d2d <= ip6a977 & (wj70da5[2:0] != 3'd2);             end        end        else if (NUM_RX_LANE*RX_GEAR == 16)         begin            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    wj70da5 <= 0;                else if (aa1f3d7)                    wj70da5 <= 0;                else if (wj70da5[2:0] == 3'd4)                    wj70da5 <= 0;                else if (payload_en_i)                    wj70da5 <= wj70da5 + 1'd1;

            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    xy86d2d <= 0;                else                    xy86d2d <= payload_en_i & (wj70da5[2:0] != 3'd0);              end        end        else if (NUM_RX_LANE*RX_GEAR == 32)         begin : ux9a11c            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    wj70da5 <= 0;                else if (aa1f3d7)                    wj70da5 <= 0;                else if (wj70da5[2:0] == 3'd4)                    wj70da5 <= 0;                else if (payload_en_i)                    wj70da5 <= wj70da5 + 1'd1;

            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    vie12af <= 0;                else if (lp_av_en_i)                    vie12af <= {1'b0, wc_i};                else if (payload_en_i & (wj70da5[2:0] != 3'd4))                    vie12af <= vie12af - gd8585d/8;

            end            always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    xy86d2d <= 0;                else                xy86d2d <= payload_en_i & (wj70da5[2:0] != 3'd4) & (~vie12af[16]) & (|vie12af[15:0]);              end        end    end    else if ((NUM_RX_LANE*RX_GEAR*9 == gd8585d*4) || (NUM_RX_LANE*RX_GEAR*9 == gd8585d*8))     begin : ykcbfd3        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                wj70da5 <= 0;            else if (aa1f3d7)                wj70da5 <= 0;            else if (wj70da5[3:0] == 4'd8)                wj70da5 <= 0;            else if (payload_en_i)                wj70da5 <= wj70da5 + 1'd1;

        end        if (NUM_RX_LANE*RX_GEAR*9 == gd8585d*4)              always @(posedge clk_byte_i or negedge reset_byte_n_i)            begin                if (~reset_byte_n_i)                    xy86d2d <= 0;                else                    xy86d2d <= payload_en_i & (wj70da5[0] == 1'd1);              end        else if (NUM_RX_LANE*RX_GEAR*9 == gd8585d*8)        begin            if (RX_TYPE == "CSI2")              begin                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        vie12af <= 0;                    else if (lp_av_en_i)                        vie12af <= {1'b0, wc_i, 2'd0};                    else if (lp2_av_en_i)                        vie12af <= {1'b0, wc2_i, 2'd0};                    else if (payload_en_i & (wj70da5[3:0] != 4'd6))                        vie12af <= vie12af - gd8585d/2;

                end                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        xy86d2d <= 0;                    else                        xy86d2d <= payload_en_i & (wj70da5[3:0] != 4'd6) & (~vie12af[xje3f2b]) & (|vie12af[xje3f2b-1:0]);                  end            end            else              begin : qtc91a1                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        vie12af <= 0;                    else if (lp_av_en_i)                      vie12af <= {1'b0, wc_i, 2'd0};                    else if (lp2_av_en_i)                      vie12af <= {1'b0, wc2_i, 2'd0};                    else if (payload_en_i & (wj70da5[3:0] != 4'd8))                        vie12af <= vie12af - gd8585d/2;

                end                always @(posedge clk_byte_i or negedge reset_byte_n_i)                begin                    if (~reset_byte_n_i)                        xy86d2d <= 0;                    else                        xy86d2d <= payload_en_i & (wj70da5[3:0] != 4'd8) & (~vie12af[xje3f2b]) & (|vie12af[xje3f2b-1:0]);                  end            end        end    end    else if (NUM_RX_LANE*RX_GEAR == gd8585d)          always @(*)            xy86d2d = payload_en_i;
endgenerate

always @(posedge clk_byte_i or negedge reset_byte_n_i)
begin    if (~reset_byte_n_i)        gdb4b54 <= 0;    else if (xy86d2d)        gdb4b54 <= gdb4b54 + 1'd1;


end
always @(posedge clk_byte_i or negedge reset_byte_n_i)
begin    if (~reset_byte_n_i)    begin        bna5aa5 <= 0;        bn2d52e <= 0;        ip6a977 <= 0;    end    else    begin        bna5aa5 <= payload_en_i;        bn2d52e <= bna5aa5;        ip6a977 <= bn2d52e;    end
end

always @(posedge clk_byte_i or negedge reset_byte_n_i)
begin    if (~reset_byte_n_i)        yxe277b <= 0;    else if (aa1f3d7)        yxe277b <= yxe277b + 1'b1;


end
generate    if (NUM_RX_LANE*RX_GEAR == 64)    begin : an2f81        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                db13bdc <= 0;            else if (aa1f3d7 & (yxe277b == 2'd0))                db13bdc <= 1;            else if (xy86d2d & shdce06)                db13bdc <= 0;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                ks9dee7 <= 0;            else if (aa1f3d7 & (yxe277b == 2'd1))                ks9dee7 <= 1;            else if (xy86d2d & cze7034)                ks9dee7 <= 0;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                osef738 <= 0;            else if (aa1f3d7 & (yxe277b == 2'd2))                osef738 <= 1;            else if (xy86d2d & jr381a4)                osef738 <= 0;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                fn7b9c0 <= 0;            else if (aa1f3d7 & (yxe277b == 2'd3))                fn7b9c0 <= 1;            else if (xy86d2d & xwc0d26)                fn7b9c0 <= 0;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                shdce06 <= 0;                cze7034 <= 0;                jr381a4 <= 0;                xwc0d26 <= 0;            end            else            begin                shdce06 <= db13bdc;                cze7034 <= ks9dee7;                jr381a4 <= osef738;                xwc0d26 <= fn7b9c0;            end        end    end    else    begin : qia347        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                db13bdc <= 0;            else if (aa1f3d7 & (yxe277b[0] == 1'd0))                db13bdc <= 1;            else if (xy86d2d & db13bdc)                db13bdc <= 0;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                ks9dee7 <= 0;            else if (aa1f3d7 & (yxe277b[0] == 1'd1))                ks9dee7 <= 1;            else if (xy86d2d & ks9dee7)                ks9dee7 <= 0;

        end    end
endgenerate
generate    if (NUM_RX_LANE*RX_GEAR == 64)    begin : me5c9b4        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                hq204e2 <= 0;            else if ((yxe277b == 2'd0) & lp2_av_en_i)                hq204e2 <= wc2_i;            else if ((yxe277b == 2'd0) & lp_av_en_i)                hq204e2 <= wc_i;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                an2713 <= 0;            else if ((yxe277b == 2'd1) & lp2_av_en_i)                an2713 <= wc2_i;            else if ((yxe277b == 2'd1) & lp_av_en_i)                an2713 <= wc_i;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                hd1389d <= 0;            else if ((yxe277b == 2'd2) & lp2_av_en_i)                hd1389d <= wc2_i;            else if ((yxe277b == 2'd2) & lp_av_en_i)                hd1389d <= wc_i;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                ri9c4ef <= 0;            else if ((yxe277b == 2'd3) & lp2_av_en_i)                ri9c4ef <= wc2_i;            else if ((yxe277b == 2'd3) & lp_av_en_i)                ri9c4ef <= wc_i;

        end        assign rtc24f5 = shdce06 & xy86d2d;        assign mt127af = cze7034 & xy86d2d;        assign suf5f1f = jr381a4 & xy86d2d;        assign tjaf8f9 = xwc0d26 & xy86d2d;    end    else    begin : ld74c32        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                hq204e2 <= 0;            else if (~yxe277b[0] & lp_av_en_i)                hq204e2 <= wc_i;

        end        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)                an2713 <= 0;            else if (yxe277b[0] & lp_av_en_i)                an2713 <= wc_i;

        end        assign rtc24f5 = db13bdc & xy86d2d;        assign mt127af = ks9dee7 & xy86d2d;    end
endgenerate
always @(posedge clk_byte_i or negedge reset_byte_n_i)
begin    if (~reset_byte_n_i)    begin        jr957b <= 0;        bl4abde <= 0;        pf55ef6 <= 0;        bnaf7b6 <= 0;        fn7bdb6 <= 0;        qgdedb6 <= 0;    end    else    begin        jr957b <= rtc24f5;        bl4abde <= jr957b;        pf55ef6 <= bl4abde;        bnaf7b6 <= mt127af;        fn7bdb6 <= bnaf7b6;        qgdedb6 <= fn7bdb6;    end
end
generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                rtf6db1 <= 0;                ecb6d8e <= 0;                ecb6c70 <= 0;                ecb6380 <= 0;                kfb1c01 <= 0;                hd8e00d <= 0;            end            else            begin                rtf6db1 <= suf5f1f;                ecb6d8e <= rtf6db1;                ecb6c70 <= ecb6d8e;                ecb6380 <= tjaf8f9;                kfb1c01 <= ecb6380;                hd8e00d <= kfb1c01;            end        end
endgenerate




generate
if (DSI_MODE=="BURST") begin: nrf644b    assign ba93d7c = kf1dadd;    assign xl9ebe3 = zx6b765;    always @(*) begin        if (rtc24f5) begin            kf1dadd = 1'b1;        end                else if (ir8037c) begin            kf1dadd = 1'b0;        end        else begin            kf1dadd = qted6ec;        end    end    always @(*) begin        if (mt127af) begin            zx6b765 = 1'b1;        end                else if (gddf23) begin            zx6b765 = 1'b0;        end        else begin            zx6b765 = of5bb2e;        end    end        always @(posedge clk_byte_i or negedge reset_byte_n_i)    begin        if (~reset_byte_n_i) begin            qted6ec <= 0;            of5bb2e <= 0;        end        else begin            qted6ec <= kf1dadd;            of5bb2e <= zx6b765;        end    end        always @(posedge clk_byte_i or negedge reset_byte_n_i)    begin        if (~reset_byte_n_i) begin            of7006f <= 1'b0;            ir8037c <= 1'b0;            ng1be4 <= 1'b0;            gddf23 <= 1'b0;        end        else begin            of7006f <= ep2678c;            ir8037c <= of7006f;            ng1be4 <= ie24cde;            gddf23 <= ng1be4;        end    end    if (NUM_RX_LANE*RX_GEAR == 64)    begin        assign vi7c7cf = bldd975;        assign rte3e7a = yx65d76;        always @(*) begin            if (suf5f1f) begin                bldd975 = 1'b1;            end                        else if (vi7c8ed) begin                bldd975 = 1'b0;            end            else begin                bldd975 = xjecbae;            end        end        always @(*) begin            if (tjaf8f9) begin                yx65d76 = 1'b1;            end                        else if (sj23b5b) begin                yx65d76 = 1'b0;            end            else begin                yx65d76 = aa2ebb4;            end        end                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin                xjecbae <= 0;                aa2ebb4 <= 0;            end            else begin                xjecbae <= bldd975;                aa2ebb4 <= yx65d76;            end        end
                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin                gb6f91d <= 1'b0;                vi7c8ed <= 1'b0;                tue476b <= 1'b0;                sj23b5b <= 1'b0;            end            else begin                gb6f91d <= rv84bc1;                vi7c8ed <= gb6f91d;                tue476b <= yx7a409;                sj23b5b <= tue476b;            end        end    end
end
else begin: rvaa612    if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)    begin        assign ba93d7c = rtc24f5;        assign xl9ebe3 = mt127af;        if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign vi7c7cf = suf5f1f;            assign rte3e7a = tjaf8f9;        end    end    else if (NUM_RX_LANE*RX_GEAR*2 > PD_BUS_WIDTH*NUM_TX_CH)    begin        assign ba93d7c = rtc24f5 | jr957b;        assign xl9ebe3 = mt127af | bnaf7b6;        if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign vi7c7cf = suf5f1f | rtf6db1;            assign rte3e7a = tjaf8f9 | ecb6380;        end    end    else if (NUM_RX_LANE*RX_GEAR*3 > PD_BUS_WIDTH*NUM_TX_CH)    begin        assign ba93d7c = rtc24f5 | jr957b | bl4abde;        assign xl9ebe3 = mt127af | bnaf7b6 | fn7bdb6;        if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign vi7c7cf = suf5f1f | rtf6db1 | ecb6d8e;            assign rte3e7a = tjaf8f9 | ecb6380 | kfb1c01;        end    end    else    begin        assign ba93d7c = rtc24f5 | jr957b | bl4abde | pf55ef6;        assign xl9ebe3 = mt127af | bnaf7b6 | fn7bdb6 | qgdedb6;        if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign vi7c7cf = suf5f1f | rtf6db1 | ecb6d8e | ecb6c70;            assign rte3e7a = tjaf8f9 | ecb6380 | kfb1c01 | hd8e00d;        end    end
end
endgenerate
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin        ira4cf1 <= 0;        ep2678c <= 0;        yz33c64 <= 0;        lf9e324 <= 0;        xwf1926 <= 0;        fc8c933 <= 0;        zx6499b <= 0;        ie24cde <= 0;        ep266f0 <= 0;        yz33784 <= 0;        ph9bc25 <= 0;        gode12f <= 0;    end    else    begin        ira4cf1 <= ba93d7c;        ep2678c <= ira4cf1;        yz33c64 <= ep2678c;        lf9e324 <= yz33c64;        xwf1926 <= lf9e324;        fc8c933 <= xwf1926;        zx6499b <= xl9ebe3;        ie24cde <= zx6499b;        ep266f0 <= ie24cde;        yz33784 <= ep266f0;        ph9bc25 <= yz33784;        gode12f <= ph9bc25;    end
end
generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                icf0978 <= 0;                rv84bc1 <= 0;                ls25e0f <= 0;                ba2f07a <= 0;                cm783d2 <= 0;                suc1e90 <= 0;                swf481 <= 0;                yx7a409 <= 0;                thd204d <= 0;                gd9026e <= 0;                lf81375 <= 0;                nt9bae <= 0;            end            else            begin                icf0978 <= vi7c7cf;                rv84bc1 <= icf0978;                ls25e0f <= rv84bc1;                ba2f07a <= ls25e0f;                cm783d2 <= ba2f07a;                suc1e90 <= cm783d2;                swf481 <= rte3e7a;                yx7a409 <= swf481;                thd204d <= yx7a409;                gd9026e <= thd204d;                lf81375 <= gd9026e;                nt9bae <= lf81375;            end        end
endgenerate




generate
if (DSI_MODE=="BURST") begin: ou240ea        if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*3)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign aa3b99f = (xwf1926 & ~fc8c933) | (ph9bc25 & ~gode12f) |                                (cm783d2 & ~suc1e90) | (lf81375 & ~nt9bae);        else            assign aa3b99f = (xwf1926 & ~fc8c933) | (ph9bc25 & ~gode12f);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*2)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign aa3b99f = (lf9e324 & ~xwf1926) | (yz33784 & ~ph9bc25) |                                (ba2f07a & ~cm783d2) | (gd9026e & ~lf81375);        else            assign aa3b99f = (lf9e324 & ~xwf1926) | (yz33784 & ~ph9bc25);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign aa3b99f = (yz33c64 & ~lf9e324) | (ep266f0 & ~yz33784) |                                (ls25e0f & ~ba2f07a) | (thd204d & ~gd9026e);        else            assign aa3b99f = (yz33c64 & ~lf9e324) | (ep266f0 & ~yz33784);    end    else    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign aa3b99f = (ep2678c & ~yz33c64) | (ie24cde & ~ep266f0) |                                (rv84bc1 & ~ls25e0f) | (yx7a409 & ~thd204d);        else            assign aa3b99f = (ep2678c & ~yz33c64) | (ie24cde & ~ep266f0);    end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i) begin        if (!reset_pixel_n_i) begin            ec1af7e <= 0;        end        else begin            ec1af7e <= aa3b99f;        end    end    assign thc7733 = ec1af7e;
end


else begin: cm59d70    if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*3)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign thc7733 = (xwf1926 & ~fc8c933) | (ph9bc25 & ~gode12f) |                                (cm783d2 & ~suc1e90) | (lf81375 & ~nt9bae);        else            assign thc7733 = (xwf1926 & ~fc8c933) | (ph9bc25 & ~gode12f);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*2)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign thc7733 = (lf9e324 & ~xwf1926) | (yz33784 & ~ph9bc25) |                                (ba2f07a & ~cm783d2) | (gd9026e & ~lf81375);        else            assign thc7733 = (lf9e324 & ~xwf1926) | (yz33784 & ~ph9bc25);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign thc7733 = (yz33c64 & ~lf9e324) | (ep266f0 & ~yz33784) |                                (ls25e0f & ~ba2f07a) | (thd204d & ~gd9026e);        else            assign thc7733 = (yz33c64 & ~lf9e324) | (ep266f0 & ~yz33784);    end    else    begin        if (NUM_RX_LANE*RX_GEAR == 64)            assign thc7733 = (ep2678c & ~yz33c64) | (ie24cde & ~ep266f0) |                                (rv84bc1 & ~ls25e0f) | (yx7a409 & ~thd204d);        else            assign thc7733 = (ep2678c & ~yz33c64) | (ie24cde & ~ep266f0);    end
end
endgenerate

generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                vvecc43 <= 0;                ho6621e <= 0;                uk310f2 <= 0;                co88790 <= 0;                ui43c80 <= 0;                fc1e400 <= 0;                czf2002 <= 0;                ux90015 <= 0;                sj800ad <= 0;                ou56c <= 0;                kf2b60 <= 0;                co15b04 <= 0;                zmad820 <= 0;                ne6c102 <= 0;                al60813 <= 0;                ri409c <= 0;            end            else            begin                vvecc43 <= (yxe277b == 2'd0) & aa1f3d7;                ho6621e <= vvecc43;                uk310f2 <= ho6621e;                co88790 <= uk310f2;                ui43c80 <= (yxe277b == 2'd1) & aa1f3d7;                fc1e400 <= ui43c80;                czf2002 <= fc1e400;                ux90015 <= czf2002;                sj800ad <= (yxe277b == 2'd2) & aa1f3d7;                ou56c <= sj800ad;                kf2b60 <= ou56c;                co15b04 <= kf2b60;                zmad820 <= (yxe277b == 2'd3) & aa1f3d7;                ne6c102 <= zmad820;                al60813 <= ne6c102;                ri409c <= al60813;            end        end    else        always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i)            begin                vvecc43 <= 0;                ho6621e <= 0;                uk310f2 <= 0;                co88790 <= 0;                ui43c80 <= 0;                fc1e400 <= 0;                czf2002 <= 0;                ux90015 <= 0;            end            else            begin                vvecc43 <= (yxe277b[0] == 1'd0) & aa1f3d7;                ho6621e <= vvecc43;                uk310f2 <= ho6621e;                co88790 <= uk310f2;                ui43c80 <= (yxe277b[0] == 1'd1) & aa1f3d7;                fc1e400 <= ui43c80;                czf2002 <= fc1e400;                ux90015 <= czf2002;            end        end
endgenerate
generate
  always @(posedge clk_byte_i or negedge reset_byte_n_i) begin    if (~reset_byte_n_i) begin      fa698e2 <= 1'b0;      ic4c712 <= 1'b0;      rg63890 <= 1'b0;      db1c483 <= 1'b0;    end    else begin      fa698e2 <= pff9eb8;      ic4c712 <= xwcf5c7;      rg63890 <= mr7ae3b;      db1c483 <= xjd71dc;    end  end

if (DSI_MODE=="BURST") begin: zkdf855    assign pff9eb8 = mr5494d;    assign xwcf5c7 = hq25364;    if (NUM_RX_LANE*RX_GEAR == 64)    begin        always @(*) begin            if ((yxe277b[0] == 1'd0) & aa1f3d7 & !db1c483) begin                mr5494d = 1'b1;            end                        else if (epaed0d) begin                mr5494d = 1'b0;            end            else begin                mr5494d = cba4a6c;            end        end    end else begin        always @(*) begin            if ((yxe277b[0] == 1'd0) & aa1f3d7 & !ic4c712) begin                mr5494d = 1'b1;            end                        else if (epaed0d) begin                mr5494d = 1'b0;            end            else begin                mr5494d = cba4a6c;            end        end    end
    always @(*) begin        if ((yxe277b[0] == 1'd1) & aa1f3d7 & !fa698e2) begin            hq25364 = 1'b1;        end                else if (ohb436a) begin            hq25364 = 1'b0;        end        else begin            hq25364 = an29b23;        end    end        always @(posedge clk_byte_i or negedge reset_byte_n_i)    begin        if (~reset_byte_n_i) begin            cba4a6c <= 0;            an29b23 <= 0;        end        else begin            cba4a6c <= mr5494d;            an29b23 <= hq25364;        end    end        always @(posedge clk_byte_i or negedge reset_byte_n_i)    begin        if (~reset_byte_n_i) begin            al75da1 <= 1'b0;            epaed0d <= 1'b0;            fa7686d <= 1'b0;            ohb436a <= 1'b0;        end        else begin            al75da1 <= xy99ce6;            epaed0d <= al75da1;            fa7686d <= yz8a5bf;            ohb436a <= fa7686d;        end    end    if (NUM_RX_LANE*RX_GEAR == 64)    begin        assign mr7ae3b = vi4d91c;        assign xjd71dc = jp6471a;        always @(*) begin            if ((yxe277b == 2'd2) & aa1f3d7 & !ic4c712) begin                vi4d91c = 1'b1;            end                        else if (epdaa4) begin                vi4d91c = 1'b0;            end            else begin                vi4d91c = vi6c8e3;            end        end        always @(*) begin            if ((yxe277b == 2'd3) & aa1f3d7 & !rg63890) begin                jp6471a = 1'b1;            end                        else if (ip6a929) begin                jp6471a = 1'b0;            end            else begin                jp6471a = qv238d7;            end        end                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin                vi6c8e3 <= 0;                qv238d7 <= 0;            end            else begin                vi6c8e3 <= vi4d91c;                qv238d7 <= jp6471a;            end        end
                always @(posedge clk_byte_i or negedge reset_byte_n_i)        begin            if (~reset_byte_n_i) begin                ira1b54 <= 1'b0;                epdaa4 <= 1'b0;                os6d525 <= 1'b0;                ip6a929 <= 1'b0;            end            else begin                ira1b54 <= cz5b5a2;                epdaa4 <= ira1b54;                os6d525 <= an1d8d9;                ip6a929 <= os6d525;            end        end    end
end
else begin: hoc50fa        if (NUM_RX_LANE*RX_GEAR == 64)    begin        if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = (yxe277b == 2'd0) & aa1f3d7 & !db1c483 | vvecc43;            assign xwcf5c7 = (yxe277b == 2'd1) & aa1f3d7 & !fa698e2 | ui43c80;            assign mr7ae3b = (yxe277b == 2'd2) & aa1f3d7 & !ic4c712 | sj800ad;            assign xjd71dc = (yxe277b == 2'd3) & aa1f3d7 & !rg63890 | zmad820;        end        else if (NUM_RX_LANE*RX_GEAR*2 > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = ((yxe277b == 2'd0) & aa1f3d7 & !db1c483) | vvecc43 | ho6621e;            assign xwcf5c7 = ((yxe277b == 2'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400;            assign mr7ae3b = ((yxe277b == 2'd2) & aa1f3d7 & !ic4c712) | sj800ad | ou56c;            assign xjd71dc = ((yxe277b == 2'd3) & aa1f3d7 & !rg63890) | zmad820 | ne6c102;        end        else if (NUM_RX_LANE*RX_GEAR*3 > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = ((yxe277b == 2'd0) & aa1f3d7 & !db1c483) | vvecc43 | ho6621e | uk310f2;            assign xwcf5c7 = ((yxe277b == 2'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400 | czf2002;            assign mr7ae3b = ((yxe277b == 2'd2) & aa1f3d7 & !ic4c712) | sj800ad | ou56c | kf2b60;            assign xjd71dc = ((yxe277b == 2'd3) & aa1f3d7 & !rg63890) | zmad820 | ne6c102 | al60813;        end        else        begin            assign pff9eb8 = ((yxe277b == 2'd0) & aa1f3d7 & !db1c483) | vvecc43 | ho6621e | uk310f2 | co88790;            assign xwcf5c7 = ((yxe277b == 2'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400 | czf2002 | ux90015;            assign mr7ae3b = ((yxe277b == 2'd2) & aa1f3d7 & !ic4c712) | sj800ad | ou56c | kf2b60 | co15b04;            assign xjd71dc = ((yxe277b == 2'd3) & aa1f3d7 & !rg63890) | zmad820 | ne6c102 | al60813 | ri409c;        end    end    else    begin        if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = ((yxe277b[0] == 1'd0) & aa1f3d7 & !ic4c712) | vvecc43;            assign xwcf5c7 = ((yxe277b[0] == 1'd1) & aa1f3d7 & !fa698e2) | ui43c80;        end        else if (NUM_RX_LANE*RX_GEAR*2 > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = ((yxe277b[0] == 1'd0) & aa1f3d7 & !ic4c712) | vvecc43 | ho6621e;            assign xwcf5c7 = ((yxe277b[0] == 1'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400;        end        else if (NUM_RX_LANE*RX_GEAR*3 > PD_BUS_WIDTH*NUM_TX_CH)        begin            assign pff9eb8 = ((yxe277b[0] == 1'd0) & aa1f3d7 & !ic4c712) | vvecc43 | ho6621e | uk310f2;            assign xwcf5c7 = ((yxe277b[0] == 1'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400 | czf2002;        end        else        begin            assign pff9eb8 = ((yxe277b[0] == 1'd0) & aa1f3d7 & !ic4c712) | vvecc43 | ho6621e | uk310f2 | co88790;            assign xwcf5c7 = ((yxe277b[0] == 1'd1) & aa1f3d7 & !fa698e2) | ui43c80 | fc1e400 | czf2002 | ux90015;        end    end
end
endgenerate

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin        fp1339c <= 0;        xy99ce6 <= 0;        osce732 <= 0;        rg73991 <= 0;        fc9cc8a <= 0;        dze6452 <= 0;        rv32296 <= 0;        lf914b7 <= 0;        yz8a5bf <= 0;        tu52dfd <= 0;        je96feb <= 0;        hqb7f5b <= 0;        fpbfada <= 0;        shfd6d6 <= 0;    end    else    begin        fp1339c <= pff9eb8;        xy99ce6 <= fp1339c;        osce732 <= xy99ce6;        rg73991 <= osce732;        fc9cc8a <= rg73991;        dze6452 <= fc9cc8a;        rv32296 <= dze6452;        lf914b7 <= xwcf5c7;        yz8a5bf <= lf914b7;        tu52dfd <= yz8a5bf;        je96feb <= tu52dfd;        hqb7f5b <= je96feb;        fpbfada <= hqb7f5b;        shfd6d6 <= fpbfada;    end
end
generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                rgeb6b4 <= 0;                cz5b5a2 <= 0;                dmdad14 <= 0;                qtd68a3 <= 0;                mtb451d <= 0;                ria28ec <= 0;                ba14763 <= 0;                uka3b1b <= 0;                an1d8d9 <= 0;                pfec6cc <= 0;                ps63667 <= 0;                hq1b33a <= 0;                shd99d2 <= 0;                czcce94 <= 0;            end            else            begin                rgeb6b4 <= mr7ae3b;                cz5b5a2 <= rgeb6b4;                dmdad14 <= cz5b5a2;                qtd68a3 <= dmdad14;                mtb451d <= qtd68a3;                ria28ec <= mtb451d;                ba14763 <= ria28ec;                uka3b1b <= xjd71dc;                an1d8d9 <= uka3b1b;                pfec6cc <= an1d8d9;                ps63667 <= pfec6cc;                hq1b33a <= ps63667;                shd99d2 <= hq1b33a;                czcce94 <= shd99d2;            end        end
endgenerate


generate    if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*3)    begin : ux17b95        if (NUM_RX_LANE*RX_GEAR == 64)            assign lsb8ee6 = (dze6452 & ~rv32296) | (fpbfada & ~shfd6d6) |                                (ria28ec & ~ba14763) | (shd99d2 & ~czcce94);        else            assign lsb8ee6 = (dze6452 & ~rv32296) | (fpbfada & ~shfd6d6);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH*2)    begin : ux17b95        if (NUM_RX_LANE*RX_GEAR == 64)            assign lsb8ee6 = (rg73991 & ~fc9cc8a) | (je96feb & ~hqb7f5b) |                                (qtd68a3 & ~mtb451d) | (ps63667 & ~hq1b33a);        else            assign lsb8ee6 = (rg73991 & ~fc9cc8a) | (je96feb & ~hqb7f5b);    end    else if (NUM_RX_LANE*RX_GEAR > PD_BUS_WIDTH*NUM_TX_CH)    begin : ux17b95        if (NUM_RX_LANE*RX_GEAR == 64)            assign lsb8ee6 = (xy99ce6 & ~osce732) | (yz8a5bf & ~tu52dfd) |                                (cz5b5a2 & ~dmdad14) | (an1d8d9 & ~pfec6cc);        else            assign lsb8ee6 = (xy99ce6 & ~osce732) | (yz8a5bf & ~tu52dfd);    end    else    begin : ux17b95        if (NUM_RX_LANE*RX_GEAR == 64)            assign lsb8ee6 = (xy99ce6 & ~osce732) | (yz8a5bf & ~tu52dfd) |                                (cz5b5a2 & ~dmdad14) | (an1d8d9 & ~pfec6cc);        else            assign lsb8ee6 = (xy99ce6 & ~osce732) | (yz8a5bf & ~tu52dfd);    end
endgenerate


always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        pff3899 <= 0;    else if (lsb8ee6)          pff3899 <= pff3899 + 1'b1;


end
generate    if (NUM_RX_LANE*RX_GEAR == 64)    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                yk674a5 <= 0;            else if (lsb8ee6 & (pff3899 == 2'd0))                  yk674a5 <= hq204e2;

        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ba3a528 <= 0;            else if (lsb8ee6 & (pff3899 == 2'd1))                  ba3a528 <= an2713;

        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                rtd2943 <= 0;            else if (lsb8ee6 & (pff3899 == 2'd2))                  rtd2943 <= hd1389d;

        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                vx94a1f <= 0;            else if (lsb8ee6 & (pff3899 == 2'd3))                  vx94a1f <= ri9c4ef;

        end    end    else    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                yk674a5 <= 0;            else if (lsb8ee6 & (pff3899[0] == 1'd0))                  yk674a5 <= hq204e2;

        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ba3a528 <= 0;            else if (lsb8ee6 & (pff3899[0] == 1'd1))                  ba3a528 <= an2713;

        end    end
endgenerate

generate    if (((gd8585d == 10) || (gd8585d == 12) || (gd8585d == 18) || (gd8585d == 20) || (gd8585d == 36)) && (DT != cb29915))    begin        assign vi738c2 = {yk674a5, 2'd0};        assign ls9c612 = {ba3a528, 2'd0};        assign ep33e26 = zz287f7 - gd8585d/2;          assign gd9f134 = qg43fbf - gd8585d/2;          if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign dze3093 = {rtd2943, 2'd0};            assign qv1849e = {vx94a1f, 2'd0};            assign kdf89a4 = ym1fdf8 - gd8585d/2;              assign icc4d25 = byfefc1 - gd8585d/2;          end    end    else    begin        assign vi738c2 = yk674a5;        assign ls9c612 = ba3a528;        if (NUM_RX_LANE*RX_GEAR == 64)        begin            assign dze3093 = rtd2943;            assign qv1849e = vx94a1f;        end        if (DT == cb29915)        begin            assign ep33e26 = zz287f7 - gd8585d/6;              assign gd9f134 = qg43fbf - gd8585d/6;              if (NUM_RX_LANE*RX_GEAR == 64)            begin                assign kdf89a4 = ym1fdf8 - gd8585d/6;                  assign icc4d25 = byfefc1 - gd8585d/6;              end        end        else        begin            assign ep33e26 = zz287f7 - gd8585d/8;              assign gd9f134 = qg43fbf - gd8585d/8;              if (NUM_RX_LANE*RX_GEAR == 64)            begin                assign kdf89a4 = ym1fdf8 - gd8585d/8;                  assign icc4d25 = byfefc1 - gd8585d/8;              end        end    end
endgenerate

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        pu9c4ce <= 0;    else if (thc7733)          pu9c4ce <= pu9c4ce + 1'b1;


end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        qge011c <= 0;    else        qge011c <= ~(|ep33e26[xje3f2b-1:0]);
end
generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zz287f7 <= 0;            else if (thc7733 & (pu9c4ce == 2'd0))                  zz287f7 <= vi738c2;            else if (czd9eef & (pu9c4ce == 2'd1))                zz287f7 <= ep33e26;

        end    else        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zz287f7 <= 0;            else if (thc7733 & (pu9c4ce[0] == 1'd0))                  zz287f7 <= vi738c2;            else if (czd9eef & (pu9c4ce[0] == 1'd1))                zz287f7 <= ep33e26;

        end
endgenerate
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        sw8e1 <= 0;    else        sw8e1 <= ~(|gd9f134[xje3f2b-1:0]);
end
generate    if (NUM_RX_LANE*RX_GEAR == 64)        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                qg43fbf <= 0;            else if (thc7733 & (pu9c4ce == 2'd1))                  qg43fbf <= ls9c612;            else if (czd9eef & (pu9c4ce == 2'd2))                qg43fbf <= gd9f134;

        end    else        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                qg43fbf <= 0;            else if (thc7733 & (pu9c4ce[0] == 1'd1))                  qg43fbf <= ls9c612;            else if (czd9eef & (pu9c4ce[0] == 1'd0))                qg43fbf <= gd9f134;

        end
endgenerate
generate    if (NUM_RX_LANE*RX_GEAR == 64)    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                tw4709 <= 0;            else                tw4709 <= ~(|kdf89a4[xje3f2b-1:0]);        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ym1fdf8 <= 0;            else if (thc7733 & (pu9c4ce == 2'd2))                  ym1fdf8 <= dze3093;            else if (czd9eef & (pu9c4ce == 2'd3))                ym1fdf8 <= kdf89a4;

        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                yz2384a <= 0;            else                yz2384a <= ~(|icc4d25[xje3f2b-1:0]);        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                byfefc1 <= 0;            else if (thc7733 & (pu9c4ce == 2'd3))                  byfefc1 <= qv1849e;            else if (czd9eef & (pu9c4ce == 2'd0))                byfefc1 <= icc4d25;

        end    end
endgenerate

generate    if (NUM_RX_LANE*RX_GEAR == 64)        assign endccf8 = (pu9c4ce == 2'd1) ? (dmcf77c & (zz287f7[xje3f2b] | qge011c)) :                               (pu9c4ce == 2'd2) ? (dmcf77c & (qg43fbf[xje3f2b] | sw8e1)) :                               (pu9c4ce == 2'd3) ? (dmcf77c & (ym1fdf8[xje3f2b] | tw4709)) :
                                                       (dmcf77c & (byfefc1[xje3f2b] | yz2384a)) ;    else        assign endccf8 = (pu9c4ce[0] == 1'd1) ? (dmcf77c & (zz287f7[xje3f2b] | qge011c)) :
                                                          (dmcf77c & (qg43fbf[xje3f2b] | sw8e1)) ;
endgenerate        

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)  
begin    if (~reset_pixel_n_i)        jp7b3dd <= 0;    else if (endccf8)        jp7b3dd <= 1;    else if (ne4d31c)        jp7b3dd <= 0;


end

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        jr6933 <= 0;    else if (thc7733)        jr6933 <= 1;    else if (jr6933 & endccf8)        jr6933 <= 0;


end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin        ne424ee <= 0;        gd12773 <= 0;        fc93b9c <= 0;    end    else    begin        ne424ee <= czd9eef & endccf8;        gd12773 <= ne424ee;        fc93b9c <= gd12773;    end
end

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin
        qg777ed <= 0;        cbbbf69 <= 0;        tudfb4c   <= 0;        offda63   <= 0;
        xw698ed <= 0;        ww4c76a <= 0;        zk63b50 <= 0;        oh1da83 <= 0;
        uv6a0e5 <= 0;        bl5072c <= 0;        vk83967   <= 0;        ph1cb3a   <= 0;
        ir2ceb0 <= 0;        go67584 <= 0;        ng3ac20 <= 0;        end6102 <= 0;        rvb0814 <= 0;        lf840a7 <= 0;        ls2053e <= 0;        gd29f3 <= 0;        xy14f9c <= 0;        lsa7ce2 <= 0;        ec3e713 <= 0;    end    else    begin
      qg777ed <= mtaeefd;      cbbbf69 <= qg777ed;
      tudfb4c   <= vid586b;      offda63   <= tudfb4c;
      xw698ed  <= qted31d;      ww4c76a  <= xw698ed;      zk63b50  <= ww4c76a;      oh1da83  <= zk63b50;
      uv6a0e5 <= wjed41c;      bl5072c <= uv6a0e5;
      vk83967   <= ukac35a;      ph1cb3a   <= vk83967;
      ir2ceb0  <= cme59d6;      go67584  <= ir2ceb0;      ng3ac20  <= go67584;      end6102  <= ng3ac20;      rvb0814          <= jccf931;      lf840a7          <= rvb0814;      ls2053e     <= lf840a7;      gd29f3     <= ls2053e;      xy14f9c     <= gd29f3;      lsa7ce2     <= xy14f9c;      ec3e713     <= lsa7ce2;    end
end

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        qted31d <= 0;    else if (qg777ed)        qted31d <= 1;    else if (offda63)        qted31d <= 0;
end

generate
if (DSI_MODE == "NONBURST_PULSES") begin: bld8f9f    always @(posedge clk_pixel_i or negedge reset_pixel_n_i)    begin        if (~reset_pixel_n_i)            cme59d6 <= 0;        else if (qg777ed | offda63| uv6a0e5)            cme59d6 <= 1;        else if (ph1cb3a)            cme59d6 <= 0;    end
end
else begin: ne57ba7    always @(posedge clk_pixel_i or negedge reset_pixel_n_i)    begin        if (!reset_pixel_n_i) begin            go776ac <= 0;        end        else if (go776ac == HSA-2'd1) begin            go776ac <= 0;        end        else if (uv6a0e5 || qg777ed || |go776ac) begin            go776ac <= go776ac + 1'b1;        end    end    always @(posedge clk_pixel_i or negedge reset_pixel_n_i)    begin        if (!reset_pixel_n_i) begin            alc9dda <= 0;        end        else if (!cme59d6) begin            alc9dda <= 0;        end        else if (go776ac == HSA-2'd1) begin            alc9dda <= 1'b1;        end    end    always @(posedge clk_pixel_i or negedge reset_pixel_n_i)    begin        if (~reset_pixel_n_i)            cme59d6 <= 0;        else if (qg777ed | offda63| uv6a0e5)            cme59d6 <= 1;        else if (alc9dda)            cme59d6 <= 0;    end
end
endgenerate
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        ipe2673 <= 0;    else        ipe2673 <= pu9c4ce;
end


generate    if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH)          always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                czd9eef <= 0;            else if (jr6933 & (pu9c4ce != ipe2673))                  czd9eef <= 1;            else if (czd9eef & endccf8)                czd9eef <= 0;            else                czd9eef <= jr6933;        end    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*2)          always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                czd9eef <= 0;            else if (jr6933 & (pu9c4ce != ipe2673))                  czd9eef <= 1;            else if (endccf8)                czd9eef <= 0;            else if (jr6933)                czd9eef <= ~czd9eef;            else                czd9eef <= 0;        end    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*3)      begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                vx1c6bd <= 0;            else                vx1c6bd <= thc7733;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zxd7bf1 <= 0;            else if (vx1c6bd)                zxd7bf1 <= 2'd1;            else if (jr6933)            begin                if ((zxd7bf1[1:0] == 2'd2))                    zxd7bf1 <= 0;                else                    zxd7bf1 <= zxd7bf1 + 1'd1;            end            else                zxd7bf1 <= 0;        end
        assign ne4d31c = (zxd7bf1[1:0] == 2'd2);        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                czd9eef <= 0;            else if (jr6933)            begin                if (jp7b3dd)                    czd9eef <= 0;                else                    czd9eef <= (zxd7bf1[1:0] == 2'd0);            end            else                czd9eef <= 0;        end    end    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*4)      begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zxd7bf1 <= 0;            else if (thc7733)                zxd7bf1 <= 0;            else if (jr6933 | (~jp7b3dd & (zxd7bf1[1:0] != 0)))                     zxd7bf1 <= zxd7bf1 + 1'd1;            else                zxd7bf1 <= 0;        end        assign ne4d31c = (zxd7bf1[1:0] == 2'd3);        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                czd9eef <= 0;            else if (jr6933)            begin                if (jp7b3dd)                    czd9eef <= 0;                else                    czd9eef <= (zxd7bf1[1:0] == 2'd0);            end            else                czd9eef <= 0;        end    end
endgenerate
generate    if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH)          always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                hoe451f <= 0;            else if (endccf8 & czd9eef)                hoe451f <= hoe451f;            else if (czd9eef)                hoe451f <= hoe451f + 1'd1;

        end    else        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                hoe451f <= 0;            else if (czd9eef)                hoe451f <= hoe451f + 1'd1;

        end
endgenerate

generate    if (NUM_RX_LANE*RX_GEAR == 64)    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ri1ec57 <= 0;            else if (ri1ec57)                ri1ec57 <= 0;            else                ri1ec57 <= (ipe2673 == 2'd1) & czd9eef & ep33e26[xje3f2b];        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zxf62bb <= 0;            else if (zxf62bb)                zxf62bb <= 0;            else                zxf62bb <= (ipe2673 == 2'd2) & czd9eef & gd9f134[xje3f2b];        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                wlb15df <= 0;            else if (wlb15df)                wlb15df <= 0;            else                wlb15df <= (ipe2673 == 2'd3) & czd9eef & kdf89a4[xje3f2b];        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ux8aefc <= 0;            else if (ux8aefc)                ux8aefc <= 0;            else                ux8aefc <= (ipe2673 == 2'd0) & czd9eef & icc4d25[xje3f2b];        end    end    else    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                ri1ec57 <= 0;            else if (ri1ec57)                ri1ec57 <= 0;            else                ri1ec57 <= (pu9c4ce[0] == 1'd1) & czd9eef & ep33e26[xje3f2b];        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                zxf62bb <= 0;            else if (zxf62bb)                zxf62bb <= 0;            else                zxf62bb <= (pu9c4ce[0] == 1'd0) & czd9eef & gd9f134[xje3f2b];        end    end
endgenerate

generate        if ((gd8585d == 48) || ((RX_TYPE == "DSI") && (gd8585d < 72 ) && (gd8585d > PD_BUS_WIDTH) && ((DT == cb29915) || (DT == en65322))))    begin        if (NUM_RX_LANE*RX_GEAR == 64)        begin            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)                if (~reset_pixel_n_i)                    rgfb212 <= 0;                else                    rgfb212 <= ri1ec57 | zxf62bb | wlb15df | ux8aefc;        end        else        begin            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)                if (~reset_pixel_n_i)                    rgfb212 <= 0;                else                    rgfb212 <= ri1ec57 | zxf62bb;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                ofd9093 <= 0;                blc849d <= 0;            end            else            begin                ofd9093 <= rgfb212;                blc849d <= ofd9093;            end        end
        if (NUM_TX_CH == 1)  begin: kf23ab0           if ((DT == en65322) && (gd8585d == PD_BUS_WIDTH))            assign mt29a63  = ~fc93b9c & zxddf1e;                    else if ((NUM_RX_LANE*RX_GEAR == 32) && (DT == wyfe0e) && (PD_BUS_WIDTH ==48))  begin: sudb5c7            assign mt29a63  = blc849d ? 0 : zxddf1e && jp7bbe3;            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)            begin                if (~reset_pixel_n_i)                    aa9dce3 <= 0;                else                    aa9dce3 <= {1'b0, ofd9093};            end          end                     else            assign mt29a63  = blc849d ? 0 : zxddf1e | eaef8f6;        end        else if (NUM_TX_CH == 2)          begin : jc527f6            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)            begin                if (~reset_pixel_n_i)                    aa9dce3 <= 0;                else                    aa9dce3 <= {1'b0, ofd9093};            end            assign mt29a63 = ~fc93b9c & zxddf1e;        end    end        else if ((NUM_RX_LANE*RX_GEAR == 64) && ((gd8585d == 96) || (gd8585d == 72 ) && ((DT == cb29915) || (DT == en65322))))    begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                mr54bbd <= 0;            else if (ri1ec57)                case (zz287f7[1:0])
                    2'b11 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b01 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase            else if (zxf62bb)                case (qg43fbf[1:0])
                    2'b11 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b01 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase            else if (wlb15df)                case (ym1fdf8[1:0])
                    2'b11 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b01 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase            else if (ux8aefc)                case (byfefc1[1:0])
                    2'b11 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b01 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase            else                mr54bbd <= 2'b00;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                jc577e4 <= 0;                epbbf22 <= 0;                jcdf914 <= 0;                dba5dec <= 0;                ou2ef66 <= 0;            end            else            begin
                jc577e4 <= ri1ec57 | zxf62bb | wlb15df | ux8aefc;                epbbf22 <= jc577e4;                jcdf914 <= epbbf22;                dba5dec <= mr54bbd;                ou2ef66 <= dba5dec;            end        end        if (NUM_TX_CH == 1)         begin            assign mt29a63 = zxddf1e | (eaef8f6 & (~^ou2ef66));            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)            begin                if (~reset_pixel_n_i)                    aa9dce3 <= 2'b00;                else if (dba5dec == 2'b01)                      aa9dce3 <= 2'b01;                else if (ou2ef66 == 2'b11)                      aa9dce3 <= 2'b01;                else                    aa9dce3 <= 2'b00;            end        end        else if (NUM_TX_CH == 2)         begin                        if ((NUM_RX_LANE*RX_GEAR == 64) && (gd8585d == 72) && (PD_BUS_WIDTH == 18) && ((DT == en65322)||(DT == cb29915)))  begin : pscfec2              assign mt29a63 = ~fc93b9c & (zxddf1e | eaef8f6);            end            else if ((NUM_RX_LANE*RX_GEAR == 64) && (gd8585d == 96) && (PD_BUS_WIDTH == 24) && (DT == wyfe0e))  begin : ofedbc5              assign mt29a63 = ~fc93b9c & (zxddf1e | eaef8f6);            end            else begin              assign mt29a63 = ~fc93b9c & zxddf1e;            end            always @(posedge clk_pixel_i or negedge reset_pixel_n_i)            begin                if (~reset_pixel_n_i)                    aa9dce3 <= 2'b00;                else                    aa9dce3 <= dba5dec;            end        end    end    else if (gd8585d == PD_BUS_WIDTH) begin: sw970eb  
      assign mt29a63  = ~fc93b9c & zxddf1e;      if (((DT == en65322) || (DT == cb29915)) && (NUM_RX_LANE*RX_GEAR==32) && (PD_BUS_WIDTH==36))      begin: vx9e5d1                      always @(posedge clk_pixel_i or negedge reset_pixel_n_i)            begin                if (~reset_pixel_n_i)                    aa9dce3 <= 2'b00;                else                    aa9dce3 <= 2'b00;            end      end          end    else if ((gd8585d == PD_BUS_WIDTH*NUM_TX_CH*4) && (gd8585d == 40))         assign mt29a63 = zxddf1e | eaef8f6 | fa7c7b1 | the3d8a;    else if ((gd8585d == 32) && ((gd8585d == PD_BUS_WIDTH*NUM_TX_CH*NUM_RX_LANE)))      begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                mr54bbd <= 0;            else if (ri1ec57)                case (zz287f7[1:0])
                    2'b01 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b11 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase            else if (zxf62bb)                case (qg43fbf[1:0])
                    2'b01 : mr54bbd <= 2'b01;                      2'b10 : mr54bbd <= 2'b10;                      2'b11 : mr54bbd <= 2'b11;                      default : mr54bbd <= 2'b00;                  endcase
            else                mr54bbd <= 2'b00;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                dba5dec <= 0;                ou2ef66 <= 0;                go77b31 <= 0;                vkbd988 <= 0;            end            else            begin                dba5dec <= mr54bbd;                ou2ef66 <= dba5dec;                go77b31 <= ou2ef66;                vkbd988 <= go77b31;            end        end        if (RX_GEAR==16) begin            assign mt29a63 = zxddf1e | (eaef8f6 & (ou2ef66 == 2'b00));        end        else begin            assign mt29a63 = zxddf1e | (eaef8f6 & (ou2ef66 != 2'b01)) |                         (fa7c7b1 & (~(^go77b31))) | (the3d8a & (vkbd988 == 2'b00));        end    end    else if ((gd8585d == 16) && (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*2))     begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                mr54bbd <= 0;            else if (ri1ec57)                case (zz287f7[0])
                    1'b1 : mr54bbd <= 2'b01;                      default : mr54bbd <= 2'b00;                  endcase            else if (zxf62bb)                case (qg43fbf[0])
                    1'b1 : mr54bbd <= 2'b01;                      default : mr54bbd <= 2'b00;                  endcase
            else                mr54bbd <= 2'b00;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                dba5dec <= 0;                ou2ef66 <= 0;            end            else            begin                dba5dec <= mr54bbd;                ou2ef66 <= dba5dec;            end        end        assign mt29a63 = zxddf1e | (eaef8f6 & (ou2ef66[0] == 1'b0));    end    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*2)          assign mt29a63 = zxddf1e | eaef8f6;    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*3)      begin        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)                mr54bbd <= 0;            else if (ri1ec57)                case (zz287f7[2:1])
                    2'b10 : mr54bbd <= 2'b01;                      2'b01 : mr54bbd <= 2'b10;                      default : mr54bbd <= 2'b00;                  endcase            else if (zxf62bb)                case (qg43fbf[2:1])
                    2'b10 : mr54bbd <= 2'b01;                      2'b01 : mr54bbd <= 2'b10;                      default : mr54bbd <= 2'b00;                  endcase
            else                mr54bbd <= 2'b00;        end        always @(posedge clk_pixel_i or negedge reset_pixel_n_i)        begin            if (~reset_pixel_n_i)            begin                dba5dec <= 0;                ou2ef66 <= 0;                go77b31 <= 0;            end            else            begin                dba5dec <= mr54bbd;                ou2ef66 <= dba5dec;                go77b31 <= ou2ef66;            end        end        assign mt29a63 = (zxddf1e | eaef8f6 | fa7c7b1) & (ou2ef66 != 2'b01) & (go77b31 == 2'b00);    end
endgenerate

always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        fne35ef <= 0;    else        fne35ef <= mt29a63;
end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin        dmcf77c <= 0;        jp7bbe3 <= 0;        zxddf1e <= 0;        eaef8f6 <= 0;        fa7c7b1 <= 0;        the3d8a <= 0;    end    else    begin        dmcf77c <= czd9eef;        jp7bbe3 <= dmcf77c;        zxddf1e <= jp7bbe3;        eaef8f6 <= zxddf1e;        fa7c7b1 <= eaef8f6;        the3d8a <= fa7c7b1;    end
end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)    begin        fcbdf8f <= 0;        uiefc7b <= 0;        fn7e3d9 <= 0;    end    else    begin        fcbdf8f <= zxd7bf1;        uiefc7b <= fcbdf8f;        fn7e3d9 <= uiefc7b;    end
end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        do147df <= 0;    else if (jp7bbe3)        do147df <= pu2534c;


end

generate    if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH)          always @(*)            hofbec8 = do147df[gd8585d-1:0];    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*2)          always @(*)            hofbec8 = zxddf1e ? do147df[gd8585d/2-1:0] : do147df[gd8585d-1:gd8585d/2];    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*3)          always @(*)           case (fn7e3d9)
               2'd2: hofbec8 = do147df[gd8585d*2/3-1:gd8585d/3];               2'd0: hofbec8 = do147df[gd8585d-1:gd8585d*2/3];               default: hofbec8 = do147df[gd8585d/3-1:0];           endcase    else if (gd8585d == PD_BUS_WIDTH*NUM_TX_CH*4)          always @(*)            case (fn7e3d9)
                2'd2: hofbec8 = do147df[gd8585d/2-1:gd8585d/4];                2'd3: hofbec8 = do147df[gd8585d*3/4-1:gd8585d/2];                2'd0: hofbec8 = do147df[gd8585d-1:gd8585d*3/4];                default: hofbec8 = do147df[gd8585d/4-1:0];            endcase
endgenerate
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        hodf642 <= 0;    else if (~mt29a63)        hodf642 <= 0;    else        hodf642 <= hofbec8;
end
always @(posedge clk_pixel_i or negedge reset_pixel_n_i)
begin    if (~reset_pixel_n_i)        uk3499e <= 0;    else        uk3499e <= jr6933;
end

pmi_ram_dp #(    .pmi_wr_addr_depth     (ipf8385),    .pmi_wr_addr_width     (nge161),    .pmi_wr_data_width     (gd8585d),    .pmi_rd_data_width     (gd8585d),    .pmi_rd_addr_depth     (ipf8385),    .pmi_rd_addr_width     (nge161),    .pmi_regmode           ("reg"),    .pmi_gsr               ("disable"),    .pmi_resetmode         ("sync"),    .pmi_optimization      ("speed"),    .pmi_init_file         ("none"),    .pmi_init_file_format  ("binary"),    .pmi_family            ("LIFDB1"),    .module_type           ("pmi_ram_dp")
)
mg15ee9 (    .Data       (ie3494d),    .WrAddress  (gdb4b54),    .RdAddress  (hoe451f),    .WrClock    (clk_byte_i),    .RdClock    (clk_pixel_i),    .WrClockEn  (xy86d2d),    .RdClockEn  (jr6933 | uk3499e),    .WE         (xy86d2d),    .Reset      (1'b0),    .Q          (pu2534c)
);

endmodule
