Startup Sequence for proper triggering (Chirp):
1) Program with all DIP switches down
2) Switch DIP 1 up
3) Trigger ILA

States:
1) DIP 1 Down: Original DUC/DDC signal pipeline from example design
2) DIP 1 Up: Chirp Signal Pipeline
3) DIP 1 Up, DIP 3 Up: No output

GPIO LEDs:
gpio_led(0) <= digital_mode;
gpio_led(1) <= adc_out_dac_in;
gpio_led(2) <= external_clock;
gpio_led(3) <= ddc_duc_bypass;
gpio_led(4) <= pll_status;
gpio_led(5) <= mmcm_adac_locked;
gpio_led(6) <= mmcm_locked;
gpio_led(7) <= ADC_calibration_good;

GPIO Switches:
digital_mode   <= gpio_dip_sw(0);
adc_out_dac_in <= gpio_dip_sw(1);
external_clock <= gpio_dip_sw(2);
ddc_duc_bypass <= gpio_dip_sw(3);

Fix for Bitstream generation error:

ERROR: [Drc 23-20] Rule violation (RTRES-1) Backbone resources - 1 net(s) have CLOCK_DEDICATED_ROUTE set to BACKBONE but do not use backbone resources. The problem net(s) are clk_in1.
http://www.xilinx.com/support/answers/60480.html

3/1/2015.

Steps to get ILA Core to trigger (???)

Fix error: 
[Labtools 27-1395] Unable to arm ILA 'hw_ila_1'. The core clock is slow or no core clock connected for this ILA or the ILA core may not meet timing.

***SOLVED:***
MUST PROGRAM FPGA Initially with all DIP Switches DOWN

Additional Links:

Version Control and Managment Tips for Vivado: 

http://www.fpgadeveloper.com/2014/08/version-control-for-vivado-projects.html

HLS IP Integration:
http://www.xilinx.com/support/documentation/application_notes/xapp1204-integrating-axi4-ip-using-ip-integrator.pdf

HLS Tutorial:
http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug871-vivado-high-level-synthesis-tutorial.pdf

http://www.fpgadeveloper.com/2014/08/using-the-axi-dma-in-vivado.html


