<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='444' ll='446' type='bool llvm::MachineRegisterInfo::hasOneDef(llvm::Register RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='442'>/// Return true if there is exactly one operand defining the specified
  /// register.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='352' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='388' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='193' u='c' c='_ZN12_GLOBAL__N_115LiveRangeShrink20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='329' u='c' c='_ZL5isSSARKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='816' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='464' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='796' u='c' c='_ZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5791' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1013' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1022' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1936' u='c' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer11getDefInstrEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='394' u='c' c='_ZL12isSafeToMovePKN4llvm14MachineOperandES2_PKNS_12MachineInstrERNS_9AAResultsERKNS_23WebAssemblyFunctionInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='530' u='c' c='_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='438' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEN4llvm8RegisterERNS_9RegDomainERNS3_15SmallVectorImplIjEE'/>
