Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 22:23:10 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 22:20:31 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'IP2CPU_datapath_wrapper_0_1'

1. Summary
----------

SUCCESS in the conversion of IP2CPU_datapath_wrapper_0_1 (xilinx.com:user:datapath_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 22:18:15 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ALU_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ALU_0_0 (xilinx.com:user:ALU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 19:51:08 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 19:44:50 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'IP2CPU_datapath_wrapper_0_1'

1. Summary
----------

SUCCESS in the conversion of IP2CPU_datapath_wrapper_0_1 (xilinx.com:user:datapath_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 19:40:19 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ALU_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ALU_0_0 (xilinx.com:user:ALU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 17:51:26 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 17:45:26 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 17:24:52 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 17:20:46 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 17:14:47 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:56:14 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'scpu_sim_IP2CPU_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of scpu_sim_IP2CPU_wrapper_0_0 (xilinx.com:user:IP2CPU_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:54:18 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'IP2CPU_datapath_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of IP2CPU_datapath_wrapper_0_0 (xilinx.com:user:datapath_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:51:23 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_REG32_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_REG32_0_0 (xilinx.com:user:REG32:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:45:32 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_MUX4T1_32_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of datapath_MUX4T1_32_0_1 (xilinx.com:user:MUX4T1_32:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'datapath_MUX4T1_32_0_1'. These changes may impact your design.


-Upgraded port order differs after port 's'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:45:32 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_MUX4T1_32_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of datapath_MUX4T1_32_0_0 (xilinx.com:user:MUX4T1_32:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'datapath_MUX4T1_32_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:45:32 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_MUX2T1_32_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of datapath_MUX2T1_32_0_1 (xilinx.com:user:MUX2T1_32:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'datapath_MUX2T1_32_0_1'. These changes may impact your design.


-Upgrade has removed port 's'

-Upgrade has added port 'sel'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 15 16:45:32 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_MUX2T1_32_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of datapath_MUX2T1_32_0_0 (xilinx.com:user:MUX2T1_32:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'datapath_MUX2T1_32_0_0'. These changes may impact your design.


-Upgrade has removed port 's'

-Upgrade has added port 'sel'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  8 23:45:59 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ALU_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ALU_0_0 (xilinx.com:user:ALU:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  8 22:34:32 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'IP2CPU_SCPU_ctrl_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of IP2CPU_SCPU_ctrl_0_0 (xilinx.com:user:SCPU_ctrl:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'IP2CPU_SCPU_ctrl_0_0'. These changes may impact your design.


-Upgraded port 'Jump' width 2 differs from original width 3







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  8 22:22:03 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ImmGen_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ImmGen_0_0 (xilinx.com:user:ImmGen:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  8 22:21:31 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ImmGen_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ImmGen_0_0 (xilinx.com:user:ImmGen:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  8 22:21:31 2021
| Host         : LAPTOP-VIEPELG3 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'datapath_ALU_0_0'

1. Summary
----------

SUCCESS in the conversion of datapath_ALU_0_0 (xilinx.com:user:ALU:1.0 (Rev. 2)) to Vivado generation flows.

