<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p641" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_641{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_641{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_641{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_641{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_641{left:96px;bottom:1038px;}
#t6_641{left:124px;bottom:1038px;letter-spacing:0.15px;word-spacing:0.6px;}
#t7_641{left:237px;bottom:1038px;letter-spacing:0.13px;word-spacing:0.6px;}
#t8_641{left:124px;bottom:1017px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t9_641{left:96px;bottom:989px;}
#ta_641{left:124px;bottom:989px;letter-spacing:0.14px;word-spacing:-0.64px;}
#tb_641{left:278px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.61px;}
#tc_641{left:124px;bottom:968px;letter-spacing:0.13px;word-spacing:4.66px;}
#td_641{left:124px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_641{left:96px;bottom:919px;}
#tf_641{left:124px;bottom:919px;letter-spacing:0.15px;word-spacing:-0.18px;}
#tg_641{left:194px;bottom:919px;letter-spacing:0.12px;word-spacing:-0.19px;}
#th_641{left:124px;bottom:898px;letter-spacing:0.13px;word-spacing:4.11px;}
#ti_641{left:124px;bottom:876px;letter-spacing:0.13px;word-spacing:0.25px;}
#tj_641{left:124px;bottom:855px;letter-spacing:0.14px;word-spacing:1.81px;}
#tk_641{left:124px;bottom:834px;letter-spacing:0.12px;word-spacing:2.98px;}
#tl_641{left:124px;bottom:812px;letter-spacing:0.13px;}
#tm_641{left:96px;bottom:777px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_641{left:96px;bottom:756px;letter-spacing:0.12px;word-spacing:-0.76px;}
#to_641{left:294px;bottom:756px;letter-spacing:0.02px;word-spacing:-0.35px;}
#tp_641{left:354px;bottom:756px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_641{left:763px;bottom:756px;letter-spacing:0.04px;word-spacing:-0.36px;}
#tr_641{left:96px;bottom:734px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_641{left:488px;bottom:734px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tt_641{left:553px;bottom:734px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tu_641{left:96px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tv_641{left:283px;bottom:713px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tw_641{left:362px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_641{left:96px;bottom:678px;letter-spacing:0.12px;word-spacing:-0.85px;}
#ty_641{left:445px;bottom:678px;letter-spacing:0.13px;word-spacing:-0.91px;}
#tz_641{left:526px;bottom:678px;letter-spacing:0.13px;word-spacing:-0.93px;}
#t10_641{left:96px;bottom:656px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_641{left:96px;bottom:635px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_641{left:96px;bottom:613px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t13_641{left:96px;bottom:592px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_641{left:96px;bottom:571px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t15_641{left:96px;bottom:549px;letter-spacing:0.08px;word-spacing:-0.53px;}
#t16_641{left:96px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_641{left:420px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_641{left:521px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_641{left:96px;bottom:493px;letter-spacing:0.08px;word-spacing:-0.43px;}
#t1a_641{left:96px;bottom:471px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1b_641{left:780px;bottom:471px;letter-spacing:0.14px;}
#t1c_641{left:96px;bottom:450px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t1d_641{left:218px;bottom:450px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1e_641{left:96px;bottom:429px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_641{left:258px;bottom:429px;letter-spacing:0.15px;}
#t1g_641{left:335px;bottom:429px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1h_641{left:96px;bottom:393px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1i_641{left:367px;bottom:393px;letter-spacing:0.07px;}
#t1j_641{left:446px;bottom:393px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t1k_641{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1l_641{left:450px;bottom:372px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t1m_641{left:587px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1n_641{left:96px;bottom:351px;letter-spacing:0.12px;word-spacing:-1.07px;}
#t1o_641{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1p_641{left:407px;bottom:329px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t1q_641{left:546px;bottom:329px;letter-spacing:0.09px;word-spacing:-0.54px;}
#t1r_641{left:96px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.91px;}
#t1s_641{left:240px;bottom:308px;letter-spacing:-0.03px;}
#t1t_641{left:286px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t1u_641{left:96px;bottom:286px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1v_641{left:201px;bottom:286px;letter-spacing:0.13px;}
#t1w_641{left:259px;bottom:286px;}
#t1x_641{left:96px;bottom:251px;letter-spacing:0.04px;word-spacing:-0.36px;}
#t1y_641{left:195px;bottom:251px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1z_641{left:96px;bottom:230px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t20_641{left:96px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t21_641{left:418px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t22_641{left:598px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t23_641{left:96px;bottom:173px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t24_641{left:96px;bottom:152px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t25_641{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_641{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_641{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_641{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_641{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_641{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_641{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s7_641{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts641" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg641Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg641" style="-webkit-user-select: none;"><object width="935" height="1210" data="641/641.svg" type="image/svg+xml" id="pdf641" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_641" class="t s1_641">Memory System </span><span id="t2_641" class="t s2_641">186 </span>
<span id="t3_641" class="t s3_641">24593—Rev. 3.41—June 2023 </span><span id="t4_641" class="t s3_641">AMD64 Technology </span>
<span id="t5_641" class="t s4_641">• </span><span id="t6_641" class="t s5_641">L1 Data Cache</span><span id="t7_641" class="t s6_641">—The L1 (level-1) data cache holds the data most recently read or written by the </span>
<span id="t8_641" class="t s6_641">software running on the processor. </span>
<span id="t9_641" class="t s4_641">• </span><span id="ta_641" class="t s5_641">L1 Instruction Cache</span><span id="tb_641" class="t s6_641">—The L1 instruction cache is similar to the L1 data cache except that it holds </span>
<span id="tc_641" class="t s6_641">only the instructions executed most frequently. In some processor implementations, the L1 </span>
<span id="td_641" class="t s6_641">instruction cache can be combined with the L1 data cache to form a unified L1 cache. </span>
<span id="te_641" class="t s4_641">• </span><span id="tf_641" class="t s5_641">L2 Cache</span><span id="tg_641" class="t s6_641">—The L2 (level-2) cache is usually several times larger than the L1 caches, but it is also </span>
<span id="th_641" class="t s6_641">slower. It is common for L2 caches to be implemented as a unified cache containing both </span>
<span id="ti_641" class="t s6_641">instructions and data. Recently used instructions and data that do not fit within the L1 caches can </span>
<span id="tj_641" class="t s6_641">reside in the L2 cache. The L2 cache can be exclusive, meaning it does not cache information </span>
<span id="tk_641" class="t s6_641">contained in the L1 cache. Conversely, inclusive L2 caches contain a copy of the L1-cached </span>
<span id="tl_641" class="t s6_641">information. </span>
<span id="tm_641" class="t s6_641">Memory-read operations from cacheable memory first check the cache to see if the requested </span>
<span id="tn_641" class="t s6_641">information is available. A </span><span id="to_641" class="t s5_641">read hit </span><span id="tp_641" class="t s6_641">occurs if the information is available in the cache, and a </span><span id="tq_641" class="t s5_641">read miss </span>
<span id="tr_641" class="t s6_641">occurs if the information is not available. Likewise, a </span><span id="ts_641" class="t s5_641">write hit </span><span id="tt_641" class="t s6_641">occurs if the memory write can be </span>
<span id="tu_641" class="t s6_641">stored in the cache, and a </span><span id="tv_641" class="t s5_641">write miss </span><span id="tw_641" class="t s6_641">occurs if it cannot be stored in the cache. </span>
<span id="tx_641" class="t s6_641">Caches are divided into fixed-size blocks called </span><span id="ty_641" class="t s5_641">cache lines</span><span id="tz_641" class="t s6_641">. The cache allocates lines to correspond to </span>
<span id="t10_641" class="t s6_641">regions in memory of the same size as the cache line, aligned on an address boundary equal to the </span>
<span id="t11_641" class="t s6_641">cache-line size. For example, in a cache with 32-byte lines, the cache lines are aligned on 32-byte </span>
<span id="t12_641" class="t s6_641">boundaries and byte addresses 0007h and 001Eh are both located in the same cache line. The size of a </span>
<span id="t13_641" class="t s6_641">cache line is implementation dependent. Most implementations have either 32-byte or 64-byte cache </span>
<span id="t14_641" class="t s6_641">lines. The implemented cache line size is reported by CPUID Fn8000_0005 and Fn8000_0006 for the </span>
<span id="t15_641" class="t s6_641">various caches, as described in Appendix E of Volume 3. </span>
<span id="t16_641" class="t s6_641">The process of loading data into a cache is a </span><span id="t17_641" class="t s5_641">cache-line fill</span><span id="t18_641" class="t s6_641">. Even if only a single byte is requested, all </span>
<span id="t19_641" class="t s6_641">bytes in a cache line are loaded from memory. Typically, a cache-line fill must remove (evict) an </span>
<span id="t1a_641" class="t s6_641">existing cache line to make room for the new line loaded from memory. This process is called </span><span id="t1b_641" class="t s5_641">cache- </span>
<span id="t1c_641" class="t s5_641">line replacement</span><span id="t1d_641" class="t s6_641">. If the existing cache line was modified before the replacement, the processor </span>
<span id="t1e_641" class="t s6_641">performs a cache-line </span><span id="t1f_641" class="t s5_641">writeback </span><span id="t1g_641" class="t s6_641">to main memory when it performs the cache-line fill. </span>
<span id="t1h_641" class="t s6_641">Cache-line writebacks help maintain </span><span id="t1i_641" class="t s5_641">coherency </span><span id="t1j_641" class="t s6_641">between the caches and main memory. Internally, the </span>
<span id="t1k_641" class="t s6_641">processor can also maintain cache coherency by </span><span id="t1l_641" class="t s5_641">internally probing </span><span id="t1m_641" class="t s6_641">(checking) the other caches and </span>
<span id="t1n_641" class="t s6_641">write buffers for a more recent version of the requested data. External devices can also check processor </span>
<span id="t1o_641" class="t s6_641">caches for more recent versions of data by </span><span id="t1p_641" class="t s5_641">externally probing </span><span id="t1q_641" class="t s6_641">the processor. Throughout this </span>
<span id="t1r_641" class="t s6_641">document, the term </span><span id="t1s_641" class="t s5_641">probe </span><span id="t1t_641" class="t s6_641">is used to refer to external probes, while internal probes are always qualified </span>
<span id="t1u_641" class="t s6_641">with the word </span><span id="t1v_641" class="t s5_641">internal</span><span id="t1w_641" class="t s6_641">. </span>
<span id="t1x_641" class="t s5_641">Write buffers </span><span id="t1y_641" class="t s6_641">temporarily hold data writes when main memory or the caches are busy with other </span>
<span id="t1z_641" class="t s6_641">memory accesses. The existence of write buffers is implementation dependent. </span>
<span id="t20_641" class="t s6_641">Implementations of the architecture can use </span><span id="t21_641" class="t s5_641">write-combining buffers </span><span id="t22_641" class="t s6_641">if the order and size of non- </span>
<span id="t23_641" class="t s6_641">cacheable writes to main memory is not important to the operation of software. These buffers can </span>
<span id="t24_641" class="t s6_641">combine multiple, individual writes to main memory and transfer the data in fewer bus transactions. </span>
<span id="t25_641" class="t s7_641">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
