INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Division/Division.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_12
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Division/Division.srcs/sources_1/new/Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Division/Division.srcs/sim_1/new/Divide_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/Division/Division.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/saina/Desktop/Division/Division.sim/sim_1/behav/glbl.v:6]
