-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity two_complement_subch_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng_dataBuffer1_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer1_V_empty_n : IN STD_LOGIC;
    rxEng_dataBuffer1_V_read : OUT STD_LOGIC;
    rxEng_dataBuffer2_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer2_V_full_n : IN STD_LOGIC;
    rxEng_dataBuffer2_V_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_0_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_0_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_0_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_1_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_1_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_2_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_2_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_2_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_3_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_3_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_3_write : OUT STD_LOGIC );
end;


architecture behav of two_complement_subch_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_922 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal io_acc_block_signal_op140 : STD_LOGIC;
    signal tmp_reg_922_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_931 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_931_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op140_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tcts_tcp_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tcts_tcp_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tcts_tcp_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal tcts_tcp_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal rxEng_dataBuffer1_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_dataBuffer2_V_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_0_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_1_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_2_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_3_blk_n : STD_LOGIC;
    signal tmp37_reg_926 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_last_V_fu_245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_935 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_i_reg_941 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_fu_279_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_946 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln321_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_reg_952 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_958 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_1_i_reg_965 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_34_1_i_reg_970 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_982 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_2_i_reg_989 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_34_2_i_reg_994 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_reg_1000 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_reg_1006 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_3_i_reg_1013 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_34_3_i_reg_1018 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_reg_1024 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_sum_0_V_fu_536_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_0_V_reg_1030 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_1_V_fu_653_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_1_V_reg_1035 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_2_V_fu_771_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_2_V_reg_1040 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_fu_889_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_reg_1045 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_tcts_tcp_sums_sum_V_9_phi_fu_149_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_9_reg_145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln321_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_10_phi_fu_161_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_10_reg_157 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_11_phi_fu_172_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_11_reg_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln791_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_12_phi_fu_184_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_12_reg_180 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_13_phi_fu_195_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_13_reg_191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln791_1_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_14_phi_fu_207_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_14_reg_203 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_15_phi_fu_218_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_15_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln791_2_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tcts_tcp_sums_sum_V_16_phi_fu_230_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_16_reg_226 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_31_i_fu_253_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_237_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_1_i_fu_295_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_31_2_i_fu_339_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_31_3_i_fu_383_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_35_i_fu_431_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_fu_437_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_fu_445_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_1_fu_459_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_fu_441_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_1_fu_469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_38_i_fu_479_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_1_fu_486_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_1_fu_490_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_3_fu_504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_2_fu_508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_3_fu_514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_fu_475_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_2_fu_520_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln879_fu_529_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_35_1_i_fu_548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_2_fu_554_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_2_fu_562_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_4_fu_576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_1_fu_558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_4_fu_580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_38_1_i_fu_592_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_3_fu_599_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_3_fu_603_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_5_fu_617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_6_fu_621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_5_fu_586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_7_fu_627_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln879_1_fu_638_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln791_3_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_fu_645_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_35_2_i_fu_666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_4_fu_672_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_4_fu_680_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_6_fu_694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_2_fu_676_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_8_fu_698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_38_2_i_fu_710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_5_fu_717_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_5_fu_721_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_727_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_7_fu_735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_10_fu_739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_9_fu_704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_11_fu_745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln879_2_fu_756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln791_4_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_1_fu_763_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_35_3_i_fu_784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_6_fu_790_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_6_fu_798_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_8_fu_812_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_3_fu_794_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_12_fu_816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_38_3_i_fu_828_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_7_fu_835_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_7_fu_839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_9_fu_853_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_14_fu_857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_13_fu_822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_15_fu_863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln879_3_fu_874_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln791_5_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_2_fu_881_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_99 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_10_reg_157;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_11_reg_168;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_12_reg_180;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_13_reg_191;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_14_reg_203;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_15_reg_214;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_16_reg_226;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_99)) then
                if (((tmp_last_V_fu_245_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145 <= ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_9_reg_145;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln321_reg_952 <= and_ln321_fu_289_p2;
                icmp_ln879_1_reg_958 <= icmp_ln879_1_fu_305_p2;
                icmp_ln879_2_reg_982 <= icmp_ln879_2_fu_349_p2;
                icmp_ln879_3_reg_1006 <= icmp_ln879_3_fu_393_p2;
                icmp_ln879_reg_935 <= icmp_ln879_fu_263_p2;
                p_Result_32_1_i_reg_965 <= rxEng_dataBuffer1_V_dout(31 downto 24);
                p_Result_32_2_i_reg_989 <= rxEng_dataBuffer1_V_dout(47 downto 40);
                p_Result_32_3_i_reg_1013 <= rxEng_dataBuffer1_V_dout(63 downto 56);
                p_Result_32_i_reg_941 <= rxEng_dataBuffer1_V_dout(15 downto 8);
                p_Result_34_1_i_reg_970 <= rxEng_dataBuffer1_V_dout(23 downto 16);
                p_Result_34_2_i_reg_994 <= rxEng_dataBuffer1_V_dout(39 downto 32);
                p_Result_34_3_i_reg_1018 <= rxEng_dataBuffer1_V_dout(55 downto 48);
                tmp37_reg_926 <= rxEng_dataBuffer1_V_dout;
                tmp_31_reg_976 <= rxEng_dataBuffer1_V_dout(66 downto 66);
                tmp_34_reg_1000 <= rxEng_dataBuffer1_V_dout(68 downto 68);
                tmp_37_reg_1024 <= rxEng_dataBuffer1_V_dout(70 downto 70);
                tmp_last_V_reg_931 <= rxEng_dataBuffer1_V_dout(72 downto 72);
                trunc_ln647_reg_946 <= trunc_ln647_fu_279_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_phi_mux_tcts_tcp_sums_sum_V_11_phi_fu_172_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tcts_tcp_sums_sum_V_1 <= ap_phi_mux_tcts_tcp_sums_sum_V_12_phi_fu_184_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_phi_mux_tcts_tcp_sums_sum_V_13_phi_fu_195_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tcts_tcp_sums_sum_V_2 <= ap_phi_mux_tcts_tcp_sums_sum_V_14_phi_fu_207_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_phi_mux_tcts_tcp_sums_sum_V_15_phi_fu_218_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tcts_tcp_sums_sum_V_3 <= ap_phi_mux_tcts_tcp_sums_sum_V_16_phi_fu_230_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_phi_mux_tcts_tcp_sums_sum_V_9_phi_fu_149_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tcts_tcp_sums_sum_V_4 <= ap_phi_mux_tcts_tcp_sums_sum_V_10_phi_fu_161_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_last_V_reg_931_pp0_iter1_reg <= tmp_last_V_reg_931;
                tmp_reg_922 <= tmp_nbreadreq_fu_108_p3;
                tmp_reg_922_pp0_iter1_reg <= tmp_reg_922;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_sum_0_V_reg_1030 <= tmp_sum_0_V_fu_536_p3;
                tmp_sum_1_V_reg_1035 <= tmp_sum_1_V_fu_653_p3;
                tmp_sum_2_V_reg_1040 <= tmp_sum_2_V_fu_771_p3;
                tmp_sum_3_V_reg_1045 <= tmp_sum_3_V_fu_889_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_10_fu_739_p2 <= std_logic_vector(unsigned(zext_ln214_7_fu_735_p1) + unsigned(trunc_ln700_2_fu_676_p1));
    add_ln214_11_fu_745_p2 <= std_logic_vector(unsigned(p_Result_38_2_i_fu_710_p3) + unsigned(add_ln214_10_fu_739_p2));
    add_ln214_12_fu_816_p2 <= std_logic_vector(unsigned(zext_ln214_8_fu_812_p1) + unsigned(trunc_ln700_3_fu_794_p1));
    add_ln214_13_fu_822_p2 <= std_logic_vector(unsigned(p_Result_35_3_i_fu_784_p3) + unsigned(add_ln214_12_fu_816_p2));
    add_ln214_14_fu_857_p2 <= std_logic_vector(unsigned(zext_ln214_9_fu_853_p1) + unsigned(trunc_ln700_3_fu_794_p1));
    add_ln214_15_fu_863_p2 <= std_logic_vector(unsigned(p_Result_38_3_i_fu_828_p3) + unsigned(add_ln214_14_fu_857_p2));
    add_ln214_1_fu_469_p2 <= std_logic_vector(unsigned(p_Result_35_i_fu_431_p3) + unsigned(add_ln214_fu_463_p2));
    add_ln214_2_fu_508_p2 <= std_logic_vector(unsigned(zext_ln214_3_fu_504_p1) + unsigned(trunc_ln700_fu_441_p1));
    add_ln214_3_fu_514_p2 <= std_logic_vector(unsigned(p_Result_38_i_fu_479_p3) + unsigned(add_ln214_2_fu_508_p2));
    add_ln214_4_fu_580_p2 <= std_logic_vector(unsigned(zext_ln214_4_fu_576_p1) + unsigned(trunc_ln700_1_fu_558_p1));
    add_ln214_5_fu_586_p2 <= std_logic_vector(unsigned(p_Result_35_1_i_fu_548_p3) + unsigned(add_ln214_4_fu_580_p2));
    add_ln214_6_fu_621_p2 <= std_logic_vector(unsigned(zext_ln214_5_fu_617_p1) + unsigned(trunc_ln700_1_fu_558_p1));
    add_ln214_7_fu_627_p2 <= std_logic_vector(unsigned(p_Result_38_1_i_fu_592_p3) + unsigned(add_ln214_6_fu_621_p2));
    add_ln214_8_fu_698_p2 <= std_logic_vector(unsigned(zext_ln214_6_fu_694_p1) + unsigned(trunc_ln700_2_fu_676_p1));
    add_ln214_9_fu_704_p2 <= std_logic_vector(unsigned(p_Result_35_2_i_fu_666_p3) + unsigned(add_ln214_8_fu_698_p2));
    add_ln214_fu_463_p2 <= std_logic_vector(unsigned(zext_ln214_1_fu_459_p1) + unsigned(trunc_ln700_fu_441_p1));
    add_ln700_1_fu_490_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_486_p1) + unsigned(tcts_tcp_sums_sum_V_4));
    add_ln700_2_fu_562_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_554_p1) + unsigned(tcts_tcp_sums_sum_V_1));
    add_ln700_3_fu_603_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_599_p1) + unsigned(tcts_tcp_sums_sum_V_1));
    add_ln700_4_fu_680_p2 <= std_logic_vector(unsigned(zext_ln700_4_fu_672_p1) + unsigned(tcts_tcp_sums_sum_V_2));
    add_ln700_5_fu_721_p2 <= std_logic_vector(unsigned(zext_ln700_5_fu_717_p1) + unsigned(tcts_tcp_sums_sum_V_2));
    add_ln700_6_fu_798_p2 <= std_logic_vector(unsigned(zext_ln700_6_fu_790_p1) + unsigned(tcts_tcp_sums_sum_V_3));
    add_ln700_7_fu_839_p2 <= std_logic_vector(unsigned(zext_ln700_7_fu_835_p1) + unsigned(tcts_tcp_sums_sum_V_3));
    add_ln700_fu_445_p2 <= std_logic_vector(unsigned(zext_ln700_fu_437_p1) + unsigned(tcts_tcp_sums_sum_V_4));
    and_ln321_fu_289_p2 <= (xor_ln879_fu_283_p2 and tmp_26_fu_237_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer1_V_empty_n, tmp_nbreadreq_fu_108_p3, rxEng_dataBuffer2_V_full_n, tmp_reg_922, io_acc_block_signal_op140, ap_predicate_op140_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op140 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1)) or ((tmp_reg_922 = ap_const_lv1_1) and (rxEng_dataBuffer2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (rxEng_dataBuffer1_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer1_V_empty_n, tmp_nbreadreq_fu_108_p3, rxEng_dataBuffer2_V_full_n, tmp_reg_922, io_acc_block_signal_op140, ap_predicate_op140_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op140 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1)) or ((tmp_reg_922 = ap_const_lv1_1) and (rxEng_dataBuffer2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (rxEng_dataBuffer1_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rxEng_dataBuffer1_V_empty_n, tmp_nbreadreq_fu_108_p3, rxEng_dataBuffer2_V_full_n, tmp_reg_922, io_acc_block_signal_op140, ap_predicate_op140_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op140 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1)) or ((tmp_reg_922 = ap_const_lv1_1) and (rxEng_dataBuffer2_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (rxEng_dataBuffer1_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng_dataBuffer1_V_empty_n, tmp_nbreadreq_fu_108_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (rxEng_dataBuffer1_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_dataBuffer2_V_full_n, tmp_reg_922)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_reg_922 = ap_const_lv1_1) and (rxEng_dataBuffer2_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(io_acc_block_signal_op140, ap_predicate_op140_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((io_acc_block_signal_op140 = ap_const_logic_0) and (ap_predicate_op140_write_state3 = ap_const_boolean_1));
    end process;


    ap_condition_99_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_99 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_10_phi_fu_161_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, tmp_sum_0_V_fu_536_p3, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_10_phi_fu_161_p4 <= tmp_sum_0_V_fu_536_p3;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_10_phi_fu_161_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_10_reg_157;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_11_phi_fu_172_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168, or_ln791_fu_633_p2)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_11_phi_fu_172_p4 <= or_ln791_fu_633_p2;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_11_phi_fu_172_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_11_reg_168;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_12_phi_fu_184_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, tmp_sum_1_V_fu_653_p3, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_12_phi_fu_184_p4 <= tmp_sum_1_V_fu_653_p3;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_12_phi_fu_184_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_12_reg_180;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_13_phi_fu_195_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191, or_ln791_1_fu_751_p2)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_13_phi_fu_195_p4 <= or_ln791_1_fu_751_p2;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_13_phi_fu_195_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_13_reg_191;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_14_phi_fu_207_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, tmp_sum_2_V_fu_771_p3, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_14_phi_fu_207_p4 <= tmp_sum_2_V_fu_771_p3;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_14_phi_fu_207_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_14_reg_203;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_15_phi_fu_218_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214, or_ln791_2_fu_869_p2)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_15_phi_fu_218_p4 <= or_ln791_2_fu_869_p2;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_15_phi_fu_218_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_15_reg_214;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_16_phi_fu_230_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, tmp_sum_3_V_fu_889_p3, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_16_phi_fu_230_p4 <= tmp_sum_3_V_fu_889_p3;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_16_phi_fu_230_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_16_reg_226;
        end if; 
    end process;


    ap_phi_mux_tcts_tcp_sums_sum_V_9_phi_fu_149_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, tmp_last_V_reg_931, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145, or_ln321_fu_524_p2)
    begin
        if (((tmp_last_V_reg_931 = ap_const_lv1_0) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_tcts_tcp_sums_sum_V_9_phi_fu_149_p4 <= or_ln321_fu_524_p2;
        else 
            ap_phi_mux_tcts_tcp_sums_sum_V_9_phi_fu_149_p4 <= ap_phi_reg_pp0_iter1_tcts_tcp_sums_sum_V_9_reg_145;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_10_reg_157 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_11_reg_168 <= "X";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_12_reg_180 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_13_reg_191 <= "X";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_14_reg_203 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_15_reg_214 <= "X";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_16_reg_226 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tcts_tcp_sums_sum_V_9_reg_145 <= "X";

    ap_predicate_op140_write_state3_assign_proc : process(tmp_reg_922_pp0_iter1_reg, tmp_last_V_reg_931_pp0_iter1_reg)
    begin
                ap_predicate_op140_write_state3 <= ((tmp_last_V_reg_931_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_922_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln879_1_fu_305_p2 <= "1" when (p_Result_31_1_i_fu_295_p4 = ap_const_lv2_3) else "0";
    icmp_ln879_2_fu_349_p2 <= "1" when (p_Result_31_2_i_fu_339_p4 = ap_const_lv2_3) else "0";
    icmp_ln879_3_fu_393_p2 <= "1" when (p_Result_31_3_i_fu_383_p4 = ap_const_lv2_3) else "0";
    icmp_ln879_fu_263_p2 <= "1" when (p_Result_31_i_fu_253_p4 = ap_const_lv2_3) else "0";
    io_acc_block_signal_op140 <= (subSumFifo_V_sum_V_3_full_n and subSumFifo_V_sum_V_2_full_n and subSumFifo_V_sum_V_1_full_n and subSumFifo_V_sum_V_0_full_n);
    or_ln321_fu_524_p2 <= (icmp_ln879_reg_935 or and_ln321_reg_952);
    or_ln791_1_fu_751_p2 <= (tmp_34_reg_1000 or icmp_ln879_2_reg_982);
    or_ln791_2_fu_869_p2 <= (tmp_37_reg_1024 or icmp_ln879_3_reg_1006);
    or_ln791_3_fu_649_p2 <= (tmp_31_reg_976 or icmp_ln879_1_reg_958);
    or_ln791_4_fu_767_p2 <= (tmp_34_reg_1000 or icmp_ln879_2_reg_982);
    or_ln791_5_fu_885_p2 <= (tmp_37_reg_1024 or icmp_ln879_3_reg_1006);
    or_ln791_fu_633_p2 <= (tmp_31_reg_976 or icmp_ln879_1_reg_958);
    p_Result_31_1_i_fu_295_p4 <= rxEng_dataBuffer1_V_dout(67 downto 66);
    p_Result_31_2_i_fu_339_p4 <= rxEng_dataBuffer1_V_dout(69 downto 68);
    p_Result_31_3_i_fu_383_p4 <= rxEng_dataBuffer1_V_dout(71 downto 70);
    p_Result_31_i_fu_253_p4 <= rxEng_dataBuffer1_V_dout(65 downto 64);
    p_Result_35_1_i_fu_548_p3 <= (p_Result_34_1_i_reg_970 & p_Result_32_1_i_reg_965);
    p_Result_35_2_i_fu_666_p3 <= (p_Result_34_2_i_reg_994 & p_Result_32_2_i_reg_989);
    p_Result_35_3_i_fu_784_p3 <= (p_Result_34_3_i_reg_1018 & p_Result_32_3_i_reg_1013);
    p_Result_35_i_fu_431_p3 <= (trunc_ln647_reg_946 & p_Result_32_i_reg_941);
    p_Result_38_1_i_fu_592_p3 <= (p_Result_34_1_i_reg_970 & ap_const_lv8_0);
    p_Result_38_2_i_fu_710_p3 <= (p_Result_34_2_i_reg_994 & ap_const_lv8_0);
    p_Result_38_3_i_fu_828_p3 <= (p_Result_34_3_i_reg_1018 & ap_const_lv8_0);
    p_Result_38_i_fu_479_p3 <= (trunc_ln647_reg_946 & ap_const_lv8_0);

    rxEng_dataBuffer1_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng_dataBuffer1_V_empty_n, tmp_nbreadreq_fu_108_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_dataBuffer1_V_blk_n <= rxEng_dataBuffer1_V_empty_n;
        else 
            rxEng_dataBuffer1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng_dataBuffer1_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_108_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_108_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rxEng_dataBuffer1_V_read <= ap_const_logic_1;
        else 
            rxEng_dataBuffer1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_dataBuffer2_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_dataBuffer2_V_full_n, tmp_reg_922, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_dataBuffer2_V_blk_n <= rxEng_dataBuffer2_V_full_n;
        else 
            rxEng_dataBuffer2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataBuffer2_V_din <= tmp37_reg_926;

    rxEng_dataBuffer2_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_922, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_922 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rxEng_dataBuffer2_V_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln879_1_fu_638_p3 <= 
        add_ln214_5_fu_586_p2 when (icmp_ln879_1_reg_958(0) = '1') else 
        add_ln214_7_fu_627_p2;
    select_ln879_2_fu_756_p3 <= 
        add_ln214_9_fu_704_p2 when (icmp_ln879_2_reg_982(0) = '1') else 
        add_ln214_11_fu_745_p2;
    select_ln879_3_fu_874_p3 <= 
        add_ln214_13_fu_822_p2 when (icmp_ln879_3_reg_1006(0) = '1') else 
        add_ln214_15_fu_863_p2;
    select_ln879_fu_529_p3 <= 
        zext_ln214_fu_475_p1 when (icmp_ln879_reg_935(0) = '1') else 
        tcts_tcp_sums_sum_V_4;

    subSumFifo_V_sum_V_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_0_full_n, ap_predicate_op140_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            subSumFifo_V_sum_V_0_blk_n <= subSumFifo_V_sum_V_0_full_n;
        else 
            subSumFifo_V_sum_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_0_din <= tmp_sum_0_V_reg_1030;

    subSumFifo_V_sum_V_0_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op140_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_1_full_n, ap_predicate_op140_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            subSumFifo_V_sum_V_1_blk_n <= subSumFifo_V_sum_V_1_full_n;
        else 
            subSumFifo_V_sum_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_1_din <= tmp_sum_1_V_reg_1035;

    subSumFifo_V_sum_V_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op140_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_2_full_n, ap_predicate_op140_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            subSumFifo_V_sum_V_2_blk_n <= subSumFifo_V_sum_V_2_full_n;
        else 
            subSumFifo_V_sum_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_2_din <= tmp_sum_2_V_reg_1040;

    subSumFifo_V_sum_V_2_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op140_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_3_full_n, ap_predicate_op140_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            subSumFifo_V_sum_V_3_blk_n <= subSumFifo_V_sum_V_3_full_n;
        else 
            subSumFifo_V_sum_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_3_din <= tmp_sum_3_V_reg_1045;

    subSumFifo_V_sum_V_3_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op140_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op140_write_state3 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_26_fu_237_p3 <= rxEng_dataBuffer1_V_dout(64 downto 64);
    tmp_28_fu_451_p3 <= add_ln700_fu_445_p2(16 downto 16);
    tmp_29_fu_496_p3 <= add_ln700_1_fu_490_p2(16 downto 16);
    tmp_30_fu_568_p3 <= add_ln700_2_fu_562_p2(16 downto 16);
    tmp_32_fu_609_p3 <= add_ln700_3_fu_603_p2(16 downto 16);
    tmp_33_fu_686_p3 <= add_ln700_4_fu_680_p2(16 downto 16);
    tmp_35_fu_727_p3 <= add_ln700_5_fu_721_p2(16 downto 16);
    tmp_36_fu_804_p3 <= add_ln700_6_fu_798_p2(16 downto 16);
    tmp_38_fu_845_p3 <= add_ln700_7_fu_839_p2(16 downto 16);
    tmp_last_V_fu_245_p3 <= rxEng_dataBuffer1_V_dout(72 downto 72);
    tmp_nbreadreq_fu_108_p3 <= (0=>(rxEng_dataBuffer1_V_empty_n), others=>'-');
    tmp_sum_0_V_fu_536_p3 <= 
        zext_ln214_2_fu_520_p1 when (and_ln321_reg_952(0) = '1') else 
        select_ln879_fu_529_p3;
    tmp_sum_1_V_fu_653_p3 <= 
        zext_ln879_fu_645_p1 when (or_ln791_3_fu_649_p2(0) = '1') else 
        tcts_tcp_sums_sum_V_1;
    tmp_sum_2_V_fu_771_p3 <= 
        zext_ln879_1_fu_763_p1 when (or_ln791_4_fu_767_p2(0) = '1') else 
        tcts_tcp_sums_sum_V_2;
    tmp_sum_3_V_fu_889_p3 <= 
        zext_ln879_2_fu_881_p1 when (or_ln791_5_fu_885_p2(0) = '1') else 
        tcts_tcp_sums_sum_V_3;
    trunc_ln647_fu_279_p1 <= rxEng_dataBuffer1_V_dout(8 - 1 downto 0);
    trunc_ln700_1_fu_558_p1 <= tcts_tcp_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln700_2_fu_676_p1 <= tcts_tcp_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln700_3_fu_794_p1 <= tcts_tcp_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln700_fu_441_p1 <= tcts_tcp_sums_sum_V_4(16 - 1 downto 0);
    xor_ln879_fu_283_p2 <= (icmp_ln879_fu_263_p2 xor ap_const_lv1_1);
    zext_ln214_1_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_451_p3),16));
    zext_ln214_2_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_3_fu_514_p2),17));
    zext_ln214_3_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_496_p3),16));
    zext_ln214_4_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_568_p3),16));
    zext_ln214_5_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_609_p3),16));
    zext_ln214_6_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_686_p3),16));
    zext_ln214_7_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_727_p3),16));
    zext_ln214_8_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_804_p3),16));
    zext_ln214_9_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_845_p3),16));
    zext_ln214_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_1_fu_469_p2),17));
    zext_ln700_1_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_38_i_fu_479_p3),17));
    zext_ln700_2_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_1_i_fu_548_p3),17));
    zext_ln700_3_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_38_1_i_fu_592_p3),17));
    zext_ln700_4_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_2_i_fu_666_p3),17));
    zext_ln700_5_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_38_2_i_fu_710_p3),17));
    zext_ln700_6_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_3_i_fu_784_p3),17));
    zext_ln700_7_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_38_3_i_fu_828_p3),17));
    zext_ln700_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_i_fu_431_p3),17));
    zext_ln879_1_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_2_fu_756_p3),17));
    zext_ln879_2_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_3_fu_874_p3),17));
    zext_ln879_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_1_fu_638_p3),17));
end behav;
