// Seed: 152479388
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_8 = 32'd52
) (
    output wire id_0,
    output wor _id_1,
    output wire id_2,
    input supply1 id_3
);
  wire [-1  &  (  -1 'h0 ) : -1] id_5, id_6, id_7;
  logic _id_8;
  logic id_9  [id_1 : id_8];
  xnor primCall (id_2, id_3, id_6, id_5, id_9);
  module_0 modCall_1 (
      id_5,
      id_7
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd60,
    parameter id_1 = 32'd39
) (
    input wor   _id_0,
    input uwire _id_1
);
  wire [id_0  ||  id_1 : 1 'h0] id_3, id_4, id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign id_7 = id_4;
endmodule
