v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -180 240 -180 260 {
lab=GND}
N -180 140 -180 180 {
lab=VDD}
N -310 240 -310 260 {
lab=GND}
N -310 140 -310 180 {
lab=VSS}
N -70 490 -70 510 {
lab=VSS}
N -70 510 -70 530 {
lab=VSS}
N 30 340 30 370 {
lab=VIN+}
N -160 430 30 430 {
lab=#net1}
N -160 340 -160 370 {
lab=VIN-}
N 300 320 300 360 {
lab=VSS}
N 400 260 470 260 {
lab=VOUT_swing}
N 300 160 300 200 {
lab=VDD}
N 220 290 240 290 {
lab=VOUT_swing}
N 220 290 220 390 {
lab=VOUT_swing}
N 220 390 440 390 {
lab=VOUT_swing}
N 440 260 440 390 {
lab=VOUT_swing}
N 240 650 240 690 {
lab=#net2}
N 240 810 240 850 {
lab=VSS}
N 150 720 180 720 {
lab=VIN+}
N 340 750 410 750 {
lab=VOUT}
N 410 810 410 840 {
lab=VSS}
N 240 550 240 590 {
lab=VDD}
N 1330 540 1330 580 {
lab=VDD}
N 1330 700 1330 740 {
lab=VSS}
N 1240 670 1270 670 {
lab=#net3}
N 1240 610 1270 610 {
lab=#net3}
N 1430 640 1500 640 {
lab=VOUT_c}
N 1500 700 1500 730 {
lab=VSS}
N 1330 500 1330 540 {
lab=VDD}
N 1140 820 1140 840 {
lab=VSS}
N 1140 840 1140 860 {
lab=VSS}
N 1140 610 1140 640 {
lab=#net3}
N 1140 610 1240 610 {
lab=#net3}
N 1220 610 1220 650 {
lab=#net3}
N 1220 670 1240 670 {
lab=#net3}
N 1140 730 1140 760 {
lab=#net4}
N 1140 640 1140 670 {
lab=#net3}
N 1320 1080 1320 1120 {
lab=#net5}
N 1320 1240 1320 1280 {
lab=VSS}
N 1230 1210 1260 1210 {
lab=#net6}
N 1230 1150 1260 1150 {
lab=#net6}
N 1420 1180 1490 1180 {
lab=VOUT_A+}
N 1490 1240 1490 1270 {
lab=VSS}
N 1320 1040 1320 1080 {
lab=#net5}
N 1130 1240 1130 1260 {
lab=VSS}
N 1130 1260 1130 1280 {
lab=VSS}
N 1210 1150 1210 1190 {
lab=#net6}
N 1210 1210 1230 1210 {
lab=#net6}
N 1130 1150 1130 1180 {
lab=#net6}
N 1130 1150 1230 1150 {
lab=#net6}
N 1320 950 1320 980 {
lab=VDD}
N 1320 1610 1320 1650 {
lab=#net7}
N 1230 1520 1260 1520 {
lab=#net8}
N 1420 1550 1490 1550 {
lab=VOUT_A-}
N 1490 1610 1490 1640 {
lab=VSS}
N 1320 1450 1320 1490 {
lab=VDD}
N 1130 1610 1130 1630 {
lab=VSS}
N 1130 1630 1130 1650 {
lab=VSS}
N 1210 1520 1210 1560 {
lab=#net8}
N 1130 1520 1130 1550 {
lab=#net8}
N 1130 1520 1230 1520 {
lab=#net8}
N 1320 1420 1320 1450 {
lab=VDD}
N 1320 1710 1320 1740 {
lab=VSS}
N 1220 650 1220 670 {
lab=#net3}
N 1210 1190 1210 1210 {
lab=#net6}
N 1210 1560 1210 1580 {
lab=#net8}
N 1210 1580 1260 1580 {
lab=#net8}
N 1800 270 1800 310 {
lab=VSS}
N 1710 180 1740 180 {
lab=VIN+}
N 1900 210 1970 210 {
lab=VOUT_swing}
N 1800 110 1800 150 {
lab=VDD}
N 1900 210 1900 260 {
lab=VOUT_swing}
N 1970 270 1970 300 {
lab=VSS}
N 1960 600 1960 640 {
lab=VSS}
N 1870 510 1900 510 {
lab=VIN+}
N 2060 540 2130 540 {
lab=VOUT_swingg}
N 1960 440 1960 480 {
lab=VDD}
N 2130 600 2130 630 {
lab=VSS}
N 2000 900 2000 940 {
lab=VSS}
N 2000 740 2000 780 {
lab=VDD}
N 1820 1030 1820 1050 {
lab=VSS}
N 1820 1050 1820 1070 {
lab=VSS}
N 1820 950 1820 970 {
lab=#net9}
N 1740 240 1740 350 {
lab=VOUT_swing}
N 1740 350 1900 350 {
lab=VOUT_swing}
N 1900 270 1900 350 {
lab=VOUT_swing}
N 1900 260 1900 270 {
lab=VOUT_swing}
N 1850 570 1900 570 {
lab=VOUT_swingg}
N 1850 570 1850 610 {
lab=VOUT_swingg}
N 1850 610 2080 610 {
lab=VOUT_swingg}
N 2080 540 2080 610 {
lab=VOUT_swingg}
N 1820 960 1890 960 {
lab=#net9}
N 1890 810 1940 810 {
lab=#net10}
N 1820 850 1820 890 {
lab=#net11}
N 1820 850 1860 850 {
lab=#net11}
N 1860 850 1860 1010 {
lab=#net11}
N 1860 1010 1860 1020 {
lab=#net11}
N 1940 870 1940 1010 {
lab=#net12}
N 1890 810 1890 900 {
lab=#net10}
N 1920 1020 2070 1020 {
lab=#net12}
N 1940 1010 1940 1020 {
lab=#net12}
N 2100 840 2130 840 {
lab=VOUT_amp}
N 2130 840 2130 1020 {
lab=VOUT_amp}
C {devices/code_shown.sym} -630 -200 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_pin.sym} -180 140 0 0 {name=p2 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -180 210 0 0 {name=V6 value=3.3

}
C {devices/gnd.sym} -180 260 0 0 {name=l2 lab=GND}
C {devices/lab_pin.sym} -310 140 0 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} -310 210 0 0 {name=V7 value=0


}
C {devices/gnd.sym} -310 260 0 0 {name=l4 lab=GND}
C {devices/vsource.sym} -70 460 0 0 {name=V3 value=1.65}
C {devices/lab_pin.sym} -70 530 0 0 {name=p4 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 30 340 0 0 {name=p5 sig_type=std_logic lab=VIN+
}
C {devices/vsource.sym} 30 400 0 0 {name=V9 value="ac 0.5 sin (0 1 100k)"}
C {devices/vsource.sym} -160 400 0 0 {name=V10 value="ac -0.5"}
C {devices/lab_pin.sym} -160 340 0 0 {name=p8 sig_type=std_logic lab=VIN-
}
C {devices/lab_pin.sym} 300 360 0 0 {name=p17 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 240 230 0 0 {name=p18 sig_type=std_logic lab=VIN+
}
C {devices/lab_pin.sym} 450 260 1 0 {name=p19 sig_type=std_logic lab=VOUT_swing}
C {devices/lab_pin.sym} 300 160 0 0 {name=p20 sig_type=std_logic lab=VDD}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 310 260 0 0 {name=x2}
C {devices/lab_pin.sym} 240 550 0 0 {name=p1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 240 850 0 0 {name=p6 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 150 720 0 0 {name=p7 sig_type=std_logic lab=VIN+
}
C {devices/lab_pin.sym} 180 780 0 0 {name=p9 sig_type=std_logic lab=VIN-
}
C {devices/capa.sym} 410 780 0 0 {name=C1
m=1
value=2p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 410 840 0 0 {name=p10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 390 750 1 0 {name=p11 sig_type=std_logic lab=VOUT}
C {devices/ammeter.sym} 240 620 0 0 {name=Vmeas}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 250 750 0 0 {name=x3}
C {devices/code.sym} -90 20 0 0 {name=spice only_toplevel=false
format="tcleval( @value )"
value="	

.TEMP 27
.control
save all
dc V3 0 3.3 0.001 
*dc simulation
plot i(Vmeas) 
plot v(VOUT_1)
plot v(VOUT)
plot v(VOUT_swing) 
ac dec 10 1 50G
plot db(v(VOUT)) (180*ph(v(VOUT))/pi)
plot (db(v(VOUT))-db(v(VOUT_c)))
plot (db(v(VOUT))-db(v(VOUT_A+)))
plot (db(v(VOUT))-db(v(VOUT_A-)))
plot db(v(VOUT_amp))
tran 1ns 20u
plot v(VOUT_swing) v(VIN+) v(VOUT_swingg)
plot v(VOUT_amp)
.endc
"}
C {devices/lab_pin.sym} 1330 500 0 0 {name=p14 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1330 740 0 0 {name=p12 sig_type=std_logic lab=VSS
}
C {devices/capa.sym} 1500 670 0 0 {name=C2
m=1
value=2p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 1500 730 0 0 {name=p13 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1480 640 1 0 {name=p21 sig_type=std_logic lab=VOUT_c}
C {devices/vsource.sym} 1140 790 0 0 {name=V1 value=0.9}
C {devices/lab_pin.sym} 1140 860 0 0 {name=p15 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1140 700 0 0 {name=V2 value="ac 1"}
C {devices/lab_pin.sym} 1320 950 0 0 {name=p16 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1320 1280 0 0 {name=p22 sig_type=std_logic lab=VSS
}
C {devices/capa.sym} 1490 1210 0 0 {name=C3
m=1
value=2p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 1490 1270 0 0 {name=p23 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1470 1180 1 0 {name=p24 sig_type=std_logic lab=VOUT_A+}
C {devices/vsource.sym} 1130 1210 0 0 {name=V8 value=0.9}
C {devices/lab_pin.sym} 1130 1280 0 0 {name=p25 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1320 1010 2 0 {name=V4 value="ac 1"}
C {devices/lab_pin.sym} 1320 1420 0 0 {name=p26 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1320 1740 0 0 {name=p27 sig_type=std_logic lab=VSS
}
C {devices/capa.sym} 1490 1580 0 0 {name=C4
m=1
value=2p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 1490 1640 0 0 {name=p28 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1470 1550 1 0 {name=p29 sig_type=std_logic lab=VOUT_A-}
C {devices/vsource.sym} 1130 1580 0 0 {name=V5 value=0.9}
C {devices/lab_pin.sym} 1130 1650 0 0 {name=p30 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1320 1680 0 0 {name=V11 value="ac 1"}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 1340 640 0 0 {name=x1}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 1330 1180 0 0 {name=x4}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 1330 1550 0 0 {name=x5}
C {devices/lab_pin.sym} 1800 310 0 0 {name=p31 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1710 180 0 0 {name=p32 sig_type=std_logic lab=VIN+
}
C {devices/lab_pin.sym} 1950 210 1 0 {name=p33 sig_type=std_logic lab=VOUT_swing}
C {devices/lab_pin.sym} 1800 110 0 0 {name=p34 sig_type=std_logic lab=VDD}
C {devices/capa.sym} 1970 240 0 0 {name=C5
m=1
value=2p
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 1970 300 0 0 {name=p35 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1960 640 0 0 {name=p36 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1870 510 0 0 {name=p37 sig_type=std_logic lab=VIN+
}
C {devices/lab_pin.sym} 2110 540 1 0 {name=p38 sig_type=std_logic lab=VOUT_swingg}
C {devices/lab_pin.sym} 1960 440 0 0 {name=p39 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2130 630 0 0 {name=p40 sig_type=std_logic lab=VSS}
C {devices/res.sym} 2130 570 0 0 {name=R1
value=200k
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 2000 940 0 0 {name=p41 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 2000 740 0 0 {name=p44 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} 1820 1000 0 0 {name=V12 value=1.65}
C {devices/lab_pin.sym} 1820 1070 0 0 {name=p45 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1890 930 0 0 {name=V13 value="ac -0.5 sin (0 10m 100k)"}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 1810 210 0 0 {name=x6}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 1970 540 0 0 {name=x7}
C {Two_stage_PMOS_OPAMP_3_3V_V1.sym} 2010 840 0 0 {name=x8}
C {devices/vsource.sym} 1820 920 0 0 {name=V15 value="ac 0.5"}
C {devices/res.sym} 1890 1020 1 0 {name=R4
value=20k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 2100 1020 1 0 {name=R5
value=20k
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 2130 840 2 0 {name=p42 sig_type=std_logic lab=VOUT_amp}
