0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/FFT64ptRef/bit_adj_32b_to_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/black_cell.v,,bit_adj_32b_to_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/black_cell.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/bypass_32b.v,,black_cell,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/bypass_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/cb_circuit.v,,bypass_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/cb_circuit.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_adder_ksa_32b.v,,cb_circuit,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_adder_ksa_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn0_32b.v,,complex_adder_ksa_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn0_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn1_32b.v,,complex_mult_twiddle_wn0_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn1_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn2_32b.v,,complex_mult_twiddle_wn1_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn2_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn3_32b.v,,complex_mult_twiddle_wn2_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_mult_twiddle_wn3_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/complex_subst_ksa_32b.v,,complex_mult_twiddle_wn3_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/complex_subst_ksa_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/const_mult_ksa_16b_halfsqrt2.v,,complex_subst_ksa_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/const_mult_ksa_16b_halfsqrt2.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/const_mult_ksa_16b_sqrt2.v,,const_mult_ksa_16b_halfsqrt2,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/const_mult_ksa_16b_sqrt2.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_hold_sync_high_reset.v,,const_mult_ksa_16b_sqrt2,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_hold_sync_high_reset.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_inputsel_hold_sync_high_reset.v,,dff_hold_sync_high_reset,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_inputsel_hold_sync_high_reset.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_cb.v,,dff_inputsel_hold_sync_high_reset,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_cb.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_input.v,,dff_segment_for_cb,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_input.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_output.v,,dff_segment_for_input,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_segment_for_output.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/dff_sync_high_reset.v,,dff_segment_for_output,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/dff_sync_high_reset.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/fft_64p_16b_top.v,,dff_sync_high_reset,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/fft_64p_16b_top.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/fft_8p_16b_top.v,,fft_64p_16b_top,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/fft_64p_16b_top_testbench.v,1756519737,verilog,,,,fft_64p_16b_top_testbench,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/fft_8p_16b_top.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/generic_complex_mult_16b.v,,fft_8p_16b_top,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/generic_complex_mult_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/generic_complex_mult_block.v,,generic_complex_mult_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/generic_complex_mult_block.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/generic_mult_16b.v,,generic_complex_mult_block,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/generic_mult_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/grey_cell.v,,generic_mult_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/grey_cell.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/input_circuit.v,,grey_cell,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/input_circuit.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/input_counter.v,,input_circuit,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/input_counter.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/interdimensional_multiplier.v,,input_counter,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/interdimensional_multiplier.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/intermediate_circuit.v,,interdimensional_multiplier,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/intermediate_circuit.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_1_16b.v,,intermediate_circuit,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_1_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_1_32b.v,,ks_1_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_1_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_2_16b.v,,ks_1_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_2_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_2_32b.v,,ks_2_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_2_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_3_16b.v,,ks_2_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_3_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_3_32b.v,,ks_3_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_3_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_4_16b.v,,ks_3_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_4_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_4_32b.v,,ks_4_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_4_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_5_16b.v,,ks_4_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_5_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_5_32b.v,,ks_5_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_5_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_6_32b.v,,ks_5_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_6_16b.v,1589891206,verilog,,,,ks_6_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_6_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_7_16b.v,,ks_6_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_7_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ks_7_32b.v,,ks_7_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ks_7_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ksa_top_16b.v,,ks_7_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ksa_top_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/ksa_top_32b.v,,ksa_top_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/ksa_top_32b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/lshifter.v,,ksa_top_32b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/lshifter.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/master_control.v,,lshifter,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/master_control.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/mux_2_to_1.v,,master_control,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/mux_2_to_1.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/mux_8_to_1.v,,mux_2_to_1,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/mux_8_to_1.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/notgate.v,,mux_8_to_1,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/notgate.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/output_circuit.v,,notgate,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/output_circuit.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/output_counter.v,,output_circuit,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/output_counter.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/pg.v,,output_counter,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/pg.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/real_imaginary_interchange.v,,pg,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/real_imaginary_interchange.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/rshift_6_16b_to_16b.v,,real_imaginary_interchange,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/rshift_6_16b_to_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/scalling_out.v,,rshift_6_16b_to_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/scalling_out.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/sgninv_16b.v,,scalling_out,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/sgninv_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/sub_ksa_16b.v,,sgninv_16b,,,,,,,,
C:/Users/nages/verilog_projects/FFT64ptRef/sub_ksa_16b.v,1589891206,verilog,,C:/Users/nages/verilog_projects/FFT64ptRef/fft_64p_16b_top_testbench.v,,sub_ksa_16b,,,,,,,,
C:/Users/nages/verilog_projects/MultiBandCR/MultiBandCR.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
