Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Sat Jun  9 09:29:31 2018
| Host         : marti-UX330UAK running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           26 |
| Yes          | No                    | No                     |             354 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             897 |          268 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                      Enable Signal                                                                      |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                   |                1 |              2 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                4 |              4 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/rst_ps7_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/start_K                                                                                                           | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/K_index_sig0                                                                                |                1 |              6 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/rst_ps7_100M/U0/SEQ/seq_cnt_en                                                                                                                    | top_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                   |                2 |              7 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                   |                3 |              8 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                   |                2 |              8 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                   |                3 |             10 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/sha256_ctrl_axi/U0/sha256_hw/SR[0]                                                                                          |                3 |             10 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                   |                6 |             12 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                   |                6 |             12 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                   |                2 |             12 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                   |                2 |             12 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                   |               10 |             20 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                   |                8 |             20 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                   |                6 |             26 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                   |                6 |             26 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                   |                7 |             26 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                   |                8 |             26 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/data_reg0                                                                                                                      | top_i/sha256_ctrl_axi/U0/sha256_hw/SR[0]                                                                                          |               12 |             32 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/data_out[31]_i_2_n_0                                                                                                           | top_i/sha256_ctrl_axi/U0/data_out[31]_i_1_n_0                                                                                     |               17 |             32 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                   |                9 |             34 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                   |                8 |             41 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                   |                8 |             41 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         | top_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |             51 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/A_reg[31][0]                                                                                                      | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/SR[0]                                                                                       |               17 |             64 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/DM_reg[4][31][0]                                                                                                  | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/DM_reg[1][31][0]                                                                            |               25 |             64 |
|  top_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                         |                                                                                                                                   |               31 |             99 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/en_delta                                                                                                          |                                                                                                                                   |               34 |            128 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/B_reg[31]_0[0]                                                                                                    | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/SR[0]                                                                                       |               78 |            192 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/E[0]                                                                                                              | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/DM_reg[1][31][0]                                                                            |               42 |            192 |
|  top_i/ps7/inst/FCLK_CLK0 | top_i/sha256_ctrl_axi/U0/sha256_hw/cu/en_delta                                                                                                          | top_i/sha256_ctrl_axi/U0/sha256_hw/rst                                                                                            |               70 |            293 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     5 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     2 |
| 12     |                     4 |
| 16+    |                    19 |
+--------+-----------------------+


