# compile vhdl design source files
vhdl xil_defaultlib  "../../../freq_divider.srcs/sources_1/new/freq_divider.vhd"
vhdl xil_defaultlib  "../../../freq_divider.srcs/sources_1/new/freq_divider_tb.vhd"

# Do not sort compile order
nosort
