// Seed: 3814746524
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_5 = id_1;
  always @(posedge id_4 ^ 1) id_5 = 1'd0;
  logic id_5 = 1;
endmodule
