5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (disable1.1.vcd) 2 -o (disable1.1.cdd) 2 -v (disable1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 disable1.1.v 1 24 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foobar
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 main.foobar "main.foobar" 0 disable1.1.v 5 13 1
2 2 6 d0010 1 0 21004 0 0 1 16 0 0
2 3 6 90009 0 1 1410 0 0 1 1 a
2 4 6 90010 1 37 16 2 3
2 5 7 30004 1 0 1008 0 0 32 48 a 0
2 6 7 20004 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 8 60009 1 0 21008 0 0 1 16 1 0
2 8 8 20002 0 1 1410 0 0 1 1 a
2 9 8 20009 1 37 1a 7 8
2 10 9 a000b 1 0 1008 0 0 32 48 a 0
2 11 9 9000b 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 10 90016 1 40 5002 0 0 1 18 0 1 0 0 0 0 foobar
2 13 11 a000b 0 0 1010 0 0 32 48 a 0
2 14 11 9000b 0 2c 9022 13 0 32 18 0 ffffffff 0 0 0 0
2 15 12 d0010 0 0 21010 0 0 1 16 0 0
2 16 12 90009 0 1 1410 0 0 1 1 a
2 17 12 90010 0 37 32 15 16
4 17 0 0 0
4 14 0 17 0
4 12 0 14 14
4 11 0 12 0
4 9 0 11 11
4 6 0 9 0
4 4 11 6 6
3 1 main.$u0 "main.$u0" 0 disable1.1.v 15 22 1
