 2
一、前言 
多輸入多輸出特定短程通訊系統(Multiple-Input Multiple-Output Dedicated Short 
Range Communications, MIMO-DSRC)系統為路側對車輛或車輛對車輛間之高速移動寬
頻無線通訊系統，為未來建構智慧型運算系統(Intelligent Transportation System, ITS)之重
要核心技術。本子計畫研究目標為設計發展符合IEEE802.11p標準[1]之短程車路通訊系
統基頻處理軟體無線電(Software Defined Radio, SDR)平台與其演算法之改良。MIMO技
術藉由STBC(Space Time Block code)與空間多工(Spatial Multiplexing)，可分別提高無線
通訊系統的可靠性與通道容量，降低系統位元錯誤率。MIMO-DSRC車路通訊系統基頻
處理包含MIMO天線、通道編碼/解碼、OFDM調變/解調、等化與頻率偏移估測與補償等
功能，實驗平台將依照軟體無線電架構採用數位信號處理器(Digital Signal Processor, 
DSP)與現場可編程閘陣列(Field programmable gate arrays, FPGAs)模組化設計進行軟硬
體實現，以減少功率消耗，達成即時處理之需求。目前我們所設計的重新配置控制器可
以用軟體碼選擇SISO模式、八種資料傳輸率(Data Rate)與四種車速，改變DSRC系統之
通道編碼率與調變參數及待測通道之類別。 
 
二、研究目標 
本計畫之目標為配合MIMO-DSRC車路通訊系統之研究發，專注於建立基頻處理軟
體無線電平台之設計與、前瞻關鍵技術及演法，力求滿足高功率效益與高速移動通訊之
性能需求。軟體無線電傳接機基頻處理平台可依系統需求，選擇軟體程式模組，重新配
置硬體模組以改變MIMO模式、資料率、調變波形與編碼率之特性。在此平台上將可進
一步擴充信號準位、通訊頻道及天線場型與模式之選擇功能，極適用於現有多模式無線
通訊系統與新一代無線通訊系統之傳接機發展。 
 
三、研究方法 
軟體無線電基頻處理平台不同於傳統無線電系統，具有可程式化、多模式與硬體模
組重新配置之功能，藉由可程式化方法滿足MIMO-DSRC系統對不同模式的需求，同時
藉著軟體指令輸入不同模式之系統參數，重新配置SDR平台硬體模組，SDR平台針對
MIMO-DSRC系統不同之資料率，建置不同的調變與通道編碼率，並以模組參數化的方
法進行設計，使得MIMO-DSRC基頻處理SDR平台未來在延伸或增加功能時，不需要改
變任何硬體。 
圖一為MIMO-DSRC軟體無線電平台重新配置架構圖，軟體無線電基頻處理平台區
分為四大處理單元：介面處理單元(Interface Processing unit)、配置處理單元(Configuration 
Processing unit)、傳接機處理模組單元(Transceiver Processing Module unit)和重新配置控
制器(Reconfigurable Controller)。介面處理單元中提供四種模式：分別為測試模式(Test 
module)、多輸入多輸出模式(MIMO module)、資料率模式(Data Rate module)、與通道模
式(Channel module)。測試模式提供兩種傳輸資料格式，分別為文字(Text)格式與圖像
(Picture) 格式。 MIMO 模式規劃提供三種系統模式，分別為 SISO-DSRC 、 2×1 
Space-Frequency Block Code (SFBC)-DSRC與2×2 SFBC-DSRC；並搭配八種資料傳輸
率，每種資料傳輸率皆對應一種通道編碼率與調變方式。通道模式中，目前提供兩種測
試通道，為兩路瑞雷衰減通道模式(Two-ray Rayleigh fading channel model)與 IEEE 
802.11p DSRC通道模式；並搭配四種車速，分別為30Km/hr、60Km/hr、120Km/hr與
200Km/hr。 
本計畫以DSP與FPGA實現之軟體無線電MIMO-DSRC基頻處理平台，搭配VB.NET
軟體開發之介面處理單元，針對瑞雷時變衰減通道以及IEEE 802.11p DSRC規格通道進
行傳接機位元錯誤率(bit error rate, BER)量測，並且使MIMO-DSRC各硬體模組，具有可
重新配置之功能，降低運算時間，以滿足IEEE 802.11p規格書上要求之處理時間，達成
 4
1X (n)
2X (n)
X(n)
2Tx
1Tx
X(n)
Rx
 
圖二 2×1 SFBC-DSRC 架構. (a)發射機. (b)接收機 
1X (n)
2X (n)
X(n)
2Tx
1Tx
X(n)
2Rx
1Rx
1( )Y n
2 ( )Y n
1( )nΛ
2 ( )nΛ
3( )nΛ
4( )nΛ
圖三 2×2 SFBC-DSRC 架構. (a)發射機. (b)接收機 
 6
表三 2×2 SFBC-DSRC、2×1 SFBC-DSRC、SISO-DSRC 架構之 
FPGA 即時處理時間估算表 
編號 發射機/接收機 Real Time(ns) 
1. 2×2 SFBC 發射機 29.88 
2. 2×2 SFBC 接收機 231.147 
3. 2×1 SFBC 發射機 29.88 
4. 2×1 SFBC 接收機 231.147 
5. SISO 發射機 29.88 
6. SISO 接收機 101.81 
 
四、研究成果 
本計畫所設計之軟體無線電基頻處理平台之初步雛形，係依據 IEEE 802.11p 
MIMO-DSRC 規格實現於 TI TMS320C6713 DSP 與 Xilinx Virtex II 8000 FPGA 處理
器，使用者可依需求選擇資料率與車速，重新配置平台之軟、硬體，傳送中、英文
字與圖片資訊。 
y MIMO 模式：MIMO 模式規劃提供三種系統模式，分別為 SISO-DSRC、2×1 
SFBC-DSRC 與 2×2 SFBC-DSRC，目前只將 SISO 模式整合至 FPGA 上，因此在軟體
無線電基頻處理平台上僅提供 SISO-DSRC 模式之中、英文字與圖片兩種資料傳輸，
2×1 SFBC-DSRC 與 2×2 SFBC-DSRC 模式則已完成 Matlab 軟體模擬測試與傳接機
處理平台個別模組的 FPGA 實現。 
y 資料率：改變平台的通道編碼率及調變波形。 
y 車速：改變衰減通道特性。 
y 本計畫發展之 DSRC 基頻處理軟體無線電平台，可以改變演算法與軟體模組參
數，發展其他不同標準的無線行動通訊系統，而不需改變硬體。 
1. OFDM 基頻接收機之載波頻率位移(carrier frequency offset, CFO)補償電路的
FPGA 晶片實現 
依據 DSRC 車路通訊系統 IEEE802.11p 實體層標準，採用 CORDIC 演算法完成
十六位元整數運算的 OFDM 基頻接收機之載波頻率位移補償器的 FPGA 晶片實
現。FPGA 晶片在 5.272MHz 工作時脈 (clock)，CFO 補償電路處理時間為
(15clocks)/(5.272MHz)=2.8448μsec (<8μsec)，可以達成 DSRC 傳接機即時通訊之要
求。圖四為 CFO 電路模組性能測試圖，橫軸為 Eb/N0(dB)，縱軸為 CFO 估測的方均
根誤差 (Root Mean Square Error, RMSE)。由圖四可知隨著 Eb/N0 增加，CFO 估測的
方均根誤差會減小。實現的 CFO 補償器在 Eb/N0 = 0dB 時的方均根補償誤差量只佔
子載波頻寬的 0.00525%。並以 DSRC 長訓練符元及短訓練符元輸入 CFO 補償電路 
FPGA 晶片模組，完成 DSRC 傳接機之 CFO 估測/補償功能驗證與性能測試。 
 
 8
 
 (a) (b) 
圖五 BPSK 調變之 MIMO-DSRC 接收機性能模擬圖 
(a)BPSK，3Mbits/sec，Code Rate=1/2. (b) BPSK，4.5Mbits/sec，Code Rate=3/4. 
 
 
 (a) (b) 
圖六 QPSK 調變之 MIMO-DSRC 接收機性能模擬圖 
(a)QPSK，6Mbits/sec，Code Rate=1/2. (b) QPSK，9Mbits/sec，Code Rate=3/4. 
 
 
 (a) (b) 
圖七 16QAM 調變之 MIMO-DSRC 接收機性能模擬圖 
(a)16QAM，12Mbits/sec，Code Rate=1/2. (b) 16QAM，18Mbits/sec，Code Rate=3/4. 
 
 10
 
五、成果發表 
Journal Articles: 
1. J.Mar and Y.R. Lin, “Implementation of SDR Digital Beam-former for 
Micro-Satellite SAR” IEEE Geoscience and Remote Sensing Letters, Vol. 6, No. 1, 
pp. 92-96, Jan. 2009. (SCI, EI) 
2. J. Mar, Y. R. Lin and Y. C. Yeh, “UWB In-Vehicle Channel Measurements Using 
Chirp Pulse Sounding Signal,” IET Science, Measurement & Technology, Vol. 3, 
Issue 4, pp. 271-278, July 2009. (SCI, EI) 
3. J. Mar, C. C. Kuo, Y. R. Lin and T. H. Lung, “Design of Software Defined Radio 
Channel Simulator for Wireless Communications: Case Study with DSRC and 
UWB Channels,” IEEE Trans. Instrum. Meas., Vol. 58, No. 8, pp. 2755-2766, Aug. 
2009.(SCI,EI) 
4. J. Mar, Chin-Chung Ko, Chung-Hao Li, and Shao-En Chen, “Cell Planning and 
Channel Throughput of Mobile WiMAX at 2.5 GHz,” Journal of the Chinese 
Institute of Engineers (JCIE), Vol. 32, No. 5, pp. 585-597, July 2009. (SCI,EI) 
Conference Papers: 
1. J. Mar, C.C. Ko, S.E. Chen and C.H. Li “The Effect of User Mobility on the Traffic 
Performance of Mobile WiMAX for Multimedia Services over the Planned Cells,” 
Proceedings of the 5th International Conference on Mobile Technology, 
Applications, and Systems, Mobility Conference, 10-12 Sept., 2008. 
2. J. Mar, Y. R. Lin, “SDR Based Multi-Mode DBF for Micro-Satellite SAR,” 2008 
IEEE Asia Pacific Conference on Circuits and Systems, Nov 30 - Dec 3, 2008. (EI) 
3. J. Mar, C.C Kuo, Y.R. Lin, H.S. Wang and S.R. Wu, “Robust Null Extension for 
Two-Dimensional Array Antenna,” ICACT 2009, Feb. 15-18, 2009. (EI) 
4. J. Mar, C.C Kuo, Y.R. Lin, and T. H. Lung, “Software Defined Radio Channel 
Simulator for Wireless Communications: Demonstrations of the Hardware 
Reconfiguration Using DSRC and UWB Channels,” ISCE2009, May 25-28, 2009. 
(EI) 
 
Patents: 
1. 馬杰,林侑融，正交分頻多工超寬頻傳接機之 N 音-SDM 調變電路量化雜訊消除
之方法及裝置，發明專利第 I 308016, 2009/03/21 
2. 馬杰, 郭奇政，應用於車輛通訊系統之組合式模糊決策維特比解碼方法及裝
置，國內專利審核中(2006/7/28 申請號：095127636) 
3. 馬杰, 郭奇政，A Combinational Fuzzy-Decision Viterbi Decoding Scheme and 
Device for Vehicular Communications System via Time-Varing Channels，美國專
利審核中(2006/09/21 申請號：11/534,201) 
4. 馬杰,龍蒂涵,林侑融，軟體無線電通道模擬器裝置架構及重新配置方法，國內
專利審核中(2007/10/30 申請號：096140700) 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
2009 年 5 月 30 日 
報告人姓名 馬杰 
服務機構 
及職稱 
元智大學通訊系教授 
時間 
會議地點 
2009/5/25~5/28 
Kyoto, Japan 
本會核定 
補助文號 NSC 97-2221-E-155 -002 - 
會議 
名稱 The 13th IEEE International Symposium on Consumer Electronics (ISCE2009) 
發表 
論文 
題目 
Software Defined Radio Channel Simulator for Wireless Communications: Demonstrations 
of the Hardware Reconfiguration Using DSRC and UWB Channels 
 
 
因為當時日本在流行 HIN1，所以沒有到日本參加研討會。依據國科會的規
定，出席國際會議差旅費，計畫主持人或計畫內之研究人員如原擬出國參加
國際學術會議，因 H1N1新型流感疫情影響致無法出國開會，已繳交之註冊
費得檢據報銷，其餘經費因未出國皆未動支，並已繳回國科會。 
 
Software Defined Radio Channel Simulator for Wireless 
Communications: Demonstrations of the Hardware 
Reconfiguration Using DSRC and UWB Channels 
Jeich Mar, Senior Member, IEEE, Chi-Cheng Kuo, You-Rong Lin, and Ti-Han Lung 
Department of Communications Engineering, Yuan-Ze University 
135 Yuan-Tung Road, Nei-Li, Taoyuan, Taiwan 320, R.O.C. 
Email: eejmar@saturn.yzu.edu.tw 
 
Abstract—The software defined radio (SDR) channel simulator is 
designed and implemented in the FPGA for various wireless 
communication systems. The dedicated short range 
communications (DSRC) and ultra-wideband (UWB) channels 
are carried out to observe the characteristics of multi-path fading 
channels and validate the correctness of the SDR channel 
simulator. The hardware reconfiguration of the fading channel 
weighting generator circuit module is also demonstrated during 
mode switching. 
Keywords- Software defined radio, reconfiguration, multipath 
fading channels, dedicated short range communications, ultra-
wideband 
I.  INTRODUCTION 
The SDR based transceiver is able to support multiple 
physical air interfaces. Testing the SDR based transceiver in 
the field is time consuming and expensive since there are 
random variations in the channel characteristics. Extensive 
trials are required to ensure that the test results cover all the 
conditions that are likely to be encountered in real operation 
environments. It is necessary to test the SDR transceiver with a 
channel simulator in the laboratory, which can adequately 
simulate all the relevant properties of practical channels. Once 
a channel simulator is available it can be used not only for 
testing different air interfaces, but also can be used as a tool in 
the development of new air interfaces, coding and modulation 
schemes and in the evaluation of the gain for receivers using 
equalizer and diversity technique. Most existing channel 
simulators are designed for a particular channel model to 
support the transceiver tests. Any single channel simulator 
cannot satisfy the requirements of various wireless 
communication systems. Therefore, a SDR based channel 
simulator that can change the propagation channel condition 
according to transceiver test requirement by user commands is 
designed in this paper to support the base band transceiver 
performance validation for different air interface standards of 
the wireless communication systems. The SDR channel 
simulator implemented with the air interface specifications of 
the dedicated short range communications (DSRC) [1] and 
ultra-wideband (UWB) [2] system is used as an example to 
observe the characteristics of two multi-path fading channels, 
the function of the hardware reconfiguration and validating its 
correctness. 
II. ARCHITECTURE OF THE SDR CHANNEL SIMULATOR 
The SDR channel simulator consists of three major units: 
application interface processing unit, configuration processing 
unit and processing module unit. Furthermore, a reconfigurable 
controller is utilized for controlling the whole reconfiguration 
process of the channel simulator by sending mode selection 
command and reconfiguration command into application 
interface unit and configuration processing unit, respectively. 
Base on the requirement of sharing the same hardware for 
multimode operations, modular design of the processing 
module unit will lead to software re-configurability and 
flexibility of the SDR channel simulator when the update 
parameters arrive. The processing module unit is divided into 
four parts: fading channel weighting generator, interpolator, 
register bank and multipath fading signal generator. 
The channel weighting [ ']iw k  of the fading channel 
weighting generator at the ith path is determined by 
 _ _[ ] [ ] [ ], 1,2,3,...i i NLOS i LOSw k s k s k k= + =  (1) 
, where the output of NLOS branch at the ith path is  
 _
1[ ] [ ] , 1, 2,3,...
1i NLOS i i
s k y k k
k
⎛ ⎞= × =⎜ ⎟⎜ ⎟+⎝ ⎠
 (2) 
, where 
 1 2
ˆ ˆ[ ] [ ] [ ] [ ] [ ]
1, 2,3,...
i i i
l l
y k x l h k l j x l h k l
k
∞ ∞
=−∞ =−∞
⎛ ⎞ ⎛ ⎞= − + −⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
=
∑ ∑  (3) 
, where x1 and x2 are independent Gaussian functions and iˆh  is 
impulse response of the Doppler filter. The impulse response of 
the Doppler filter is generated from N-point inverse fast Fourier 
transform of the square root of the power spectrum at the ith 
path. The output of LOS branch at the ith path is 
_
,
[ ] exp( 2 ( cos ) )
1
1,2,3,...
i i
i
i LOS id o
s dopi
k ks k j f f
fk
k
π θ= × ++
=
 (4) 
, where  ,s dopf  is the sampling frequency of fading channel 
weighting generator. [ ']iw k  is interpolated by factor I to get 
the sequence [ ']iv k  with a sampling rate ,sig s dopf I f= × . The 
image signal of [ ']iv k  is removed by an interpolation low pass 
filter with unit impulse response [ ']Ih k  to generate the 
interpolated fading factor [ ']ir k , which is stored in the register 
bank Ri. 
For DSRC mode, when the multipath fading signal 
generator of SDR channel simulator is reconfigured, the path 
delay iD  and amplitude gain Ai for the twelve paths [3,4] 
stored in the buffer of the parameter computation unit and the 
interpolated fading channel factor [ ]'ir k  are loaded into the 
multipath fading signal generator to generate the fading signal 
[ ']jm k  using 
 '
1, 2;
[ '] [ ] [ '],
' 1, 2,3...
L
j i j i i
i
j
m k A s k D r k
k
== − =∑  (5) 
, where i iA P= ; one of the waveform code modules 
[ '], 1,2js k j =  is selected and loaded from the memory of the 
interface processing unit.  
The 13th IEEE International Symposium on Consumer Electronics (ISCE2009)
978-1-4244-2976-9/09/$25.00 ©2009 IEEE 777
