<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/dircc_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_0_routing_output_demux.sv"
   type="SYSTEM_VERILOG"
   library="output_demux" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_0_routing_input_mux.sv"
   type="SYSTEM_VERILOG"
   library="input_mux" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_rsp_width_adapter" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="node_0_mem_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="node_0_mem_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="HPS_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="node_0_mem_translator" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65538_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65537_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65536_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_2_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131074_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131073_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131072_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_1_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_0_routing.v"
   type="VERILOG"
   library="routing" />
 <file
   path="simulation/submodules/dircc_types.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_system_states_pkg.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_application_pkg.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_compute_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_receive_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_rts_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_gals_send_handler.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_processing.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_avalon_st_packet_sender.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_avalon_st_packet_receiver.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_status_register.sv"
   type="SYSTEM_VERILOG"
   library="dircc_processing_gals_heat" />
 <file
   path="simulation/submodules/dircc_address_gen.sv"
   type="SYSTEM_VERILOG"
   library="dircc_address" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/dircc_avalon_st_terminal.v"
   type="VERILOG"
   library="terminal_east_0" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65538.v"
   type="VERILOG"
   library="node_65538" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65537.v"
   type="VERILOG"
   library="node_65537" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_65536.v"
   type="VERILOG"
   library="node_65536" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_2.v"
   type="VERILOG"
   library="node_2" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131074.v"
   type="VERILOG"
   library="node_131074" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131073.v"
   type="VERILOG"
   library="node_131073" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_131072.v"
   type="VERILOG"
   library="node_131072" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_1.v"
   type="VERILOG"
   library="node_1" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_node_0.v"
   type="VERILOG"
   library="node_0" />
 <file
   path="simulation/submodules/dircc_system_rtl_gals_HPS.v"
   type="VERILOG"
   library="HPS" />
 <file path="simulation/dircc_system_rtl_gals.v" type="VERILOG" />
 <topLevel name="dircc_system_rtl_gals" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="dircc_system_rtl_gals.HPS"
   modelPath="dircc_system_rtl_gals.HPS" />
 <modelMap
   controllerPath="dircc_system_rtl_gals.HPS.fpga_interfaces"
   modelPath="dircc_system_rtl_gals.HPS.fpga_interfaces" />
 <modelMap
   controllerPath="dircc_system_rtl_gals.HPS.hps_io"
   modelPath="dircc_system_rtl_gals.HPS.hps_io" />
</simPackage>
