// CS-215 Lab 01 Task 3: NOT Gate Template
`timescale 1ns/1ps

module dut (
  input  wire a,
  output wire y
);
  // Hint: Use continuous assignment (assign) with the Boolean NOT operator (~)
  assign y = ~a;
endmodule
