

================================================================
== Vitis HLS Report for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences'
================================================================
* Date:           Tue Sep 19 13:55:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.569 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.056 us|  2.056 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ResPack_sequences  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       77|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_75_p2          |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_69_p2         |      icmp|   0|  0|  11|          10|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          22|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_pack_1  |   9|          2|   10|         20|
    |i_pack_fu_36               |   9|          2|   10|         20|
    |layer12_out10_blk_n        |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   23|         46|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_pack_fu_36             |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_ResPack_sequences|  return value|
|layer12_out10_din             |  out|    8|     ap_fifo|                                                                     layer12_out10|       pointer|
|layer12_out10_num_data_valid  |   in|    8|     ap_fifo|                                                                     layer12_out10|       pointer|
|layer12_out10_fifo_cap        |   in|    8|     ap_fifo|                                                                     layer12_out10|       pointer|
|layer12_out10_full_n          |   in|    1|     ap_fifo|                                                                     layer12_out10|       pointer|
|layer12_out10_write           |  out|    1|     ap_fifo|                                                                     layer12_out10|       pointer|
|h_newstate_V_address0         |  out|    9|   ap_memory|                                                                      h_newstate_V|         array|
|h_newstate_V_ce0              |  out|    1|   ap_memory|                                                                      h_newstate_V|         array|
|h_newstate_V_q0               |   in|    8|   ap_memory|                                                                      h_newstate_V|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

