=== VPSLLW tests ===
  SRC     : 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 
  imm     : 1
  Expected: 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 
  Actual  : 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 
  [PASS] VPSLLW xmm, 1

  SRC     : 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 
  imm     : 2
  Expected: 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 
  Actual  : 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 
  [PASS] VPSLLW xmm, 2

  SRC     : 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  imm     : 3
  Expected: 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  Actual  : 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, 3

  SRC     : 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 
  imm     : 15
  Expected: 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW xmm, 15

  SRC     : 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  imm     : 16
  Expected: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual  : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, 16

=== VPSLLW tests PASSED ===
