# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	10.314   */0.050         */0.244         alu/\alu_out_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	10.318   */1.921         */0.241         alu/\alu_out_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	10.148   */1.986         */0.410         alu/\alu_out_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	10.147   */2.173         */0.411         alu/\alu_out_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	10.148   */2.583         */0.411         alu/\alu_out_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	10.149   */2.927         */0.410         alu/\alu_out_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	10.316   */3.200         */0.242         alu/\alu_out_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	10.147   */3.258         */0.412         alu/\alu_out_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	10.148   */3.407         */0.411         alu/\alu_out_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	10.133   */3.589         */0.425         alu/\alu_out_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	10.146   */3.789         */0.412         alu/\alu_out_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	10.135   */3.829         */0.424         alu/\alu_out_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	10.138   */4.281         */0.419         alu/\alu_out_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	10.141   */4.436         */0.418         alu/\alu_out_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	10.142   */5.042         */0.417         alu/\alu_out_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	10.142   */5.355         */0.417         alu/\alu_out_reg[4] /D    1
@(R)->ALU_CLK(R)	9.612    5.571/*         0.372/*         alu/out_valid_reg/RN    1
@(R)->ALU_CLK(R)	9.615    5.640/*         0.369/*         alu/\alu_out_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.615    5.640/*         0.369/*         alu/\alu_out_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.615    5.646/*         0.368/*         alu/\alu_out_reg[15] /RN    1
@(R)->ALU_CLK(R)	9.616    5.656/*         0.368/*         alu/\alu_out_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.617    5.661/*         0.367/*         alu/\alu_out_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.617    5.661/*         0.367/*         alu/\alu_out_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.617    5.661/*         0.367/*         alu/\alu_out_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.611    5.673/*         0.373/*         alu/\alu_out_reg[8] /RN    1
@(R)->ALU_CLK(R)	9.617    5.675/*         0.366/*         alu/\alu_out_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.619    5.677/*         0.366/*         alu/\alu_out_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.619    5.677/*         0.366/*         alu/\alu_out_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.618    5.681/*         0.365/*         alu/\alu_out_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.618    5.681/*         0.365/*         alu/\alu_out_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.938    5.904/*         0.045/*         alu/\alu_out_reg[2] /RN    1
@(R)->ALU_CLK(R)	9.939    5.905/*         0.045/*         alu/\alu_out_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.148   */5.999         */0.405         register_file/\reg_file_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.003         */0.386         register_file/\reg_file_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.167   */6.007         */0.384         register_file/\reg_file_reg[5][1] /D    1
@(R)->ALU_CLK(R)	9.946    6.008/*         0.038/*         alu/\alu_out_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.172   */6.010         */0.383         register_file/\reg_file_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.010         */0.402         register_file/\reg_file_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.166   */6.012         */0.383         register_file/\reg_file_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.159   */6.015         */0.386         register_file/\reg_file_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.172   */6.015         */0.382         register_file/\reg_file_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.020         */0.382         register_file/\reg_file_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.020         */0.383         register_file/\reg_file_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.204   */6.021         */0.390         register_file/\reg_file_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.023         */0.384         register_file/\reg_file_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.026         */0.385         register_file/\reg_file_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.027         */0.384         register_file/\reg_file_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.027         */0.386         register_file/\reg_file_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.159   */6.027         */0.384         register_file/\reg_file_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.028         */0.383         register_file/\reg_file_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.029         */0.382         register_file/\reg_file_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.029         */0.384         register_file/\reg_file_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.031         */0.383         register_file/\reg_file_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.032         */0.378         register_file/\reg_file_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.032         */0.384         register_file/\reg_file_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.035         */0.383         register_file/\reg_file_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.035         */0.383         register_file/\reg_file_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.036         */0.384         register_file/\reg_file_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.036         */0.382         register_file/\reg_file_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.200   */6.037         */0.320         register_file/\reg_file_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.172   */6.039         */0.383         register_file/\reg_file_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   */6.040         */0.382         register_file/\reg_file_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.040         */0.383         register_file/\reg_file_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.040         */0.382         register_file/\reg_file_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */6.041         */0.397         register_file/\reg_file_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.200   */6.044         */0.320         register_file/\reg_file_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.046         */0.384         register_file/\reg_file_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */6.047         */0.397         register_file/\reg_file_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.125   */6.048         */0.395         register_file/\reg_file_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.208   */6.050         */0.385         register_file/\reg_file_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.177   */6.053         */0.380         register_file/\reg_file_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.125   */6.057         */0.395         register_file/\reg_file_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.167   */6.058         */0.383         async_fifo/dut2/\fifo_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.059         */0.383         async_fifo/dut2/\fifo_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.172   */6.059         */0.383         async_fifo/dut2/\fifo_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.170   */6.062         */0.383         async_fifo/dut2/\fifo_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.063         */0.382         async_fifo/dut2/\fifo_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.064         */0.384         async_fifo/dut2/\fifo_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.128   */6.064         */0.391         register_file/\reg_file_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   */6.064         */0.383         async_fifo/dut2/\fifo_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.172   */6.064         */0.384         register_file/\reg_file_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   */6.064         */0.380         register_file/\reg_file_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.066         */0.383         register_file/\reg_file_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.165   */6.066         */0.384         async_fifo/dut2/\fifo_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.067         */0.382         register_file/\reg_file_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.169   */6.068         */0.382         register_file/\reg_file_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.162   */6.068         */0.391         register_file/\reg_file_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.178   */6.068         */0.384         async_fifo/dut2/\fifo_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   */6.069         */0.381         register_file/\reg_file_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   */6.069         */0.381         async_fifo/dut2/\fifo_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.069         */0.400         register_file/\reg_file_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.070         */0.383         register_file/\reg_file_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.173   */6.071         */0.381         register_file/\reg_file_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.178   6.071/*         0.340/*         register_file/\reg_file_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.213   */6.071         */0.380         register_file/\reg_file_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.072         */0.384         register_file/\reg_file_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.072         */0.382         async_fifo/dut2/\fifo_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.179   6.072/*         0.340/*         register_file/\reg_file_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.072         */0.384         register_file/\reg_file_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.206   */6.073         */0.378         register_file/\reg_file_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   6.074/*         0.340/*         register_file/\reg_file_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.180   6.074/*         0.340/*         register_file/\reg_file_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.075         */0.381         async_fifo/dut2/\fifo_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.198   */6.075         */0.397         register_file/\reg_file_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   6.075/*         0.340/*         register_file/\reg_file_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.180   */6.075         */0.381         async_fifo/dut2/\fifo_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.077         */0.378         register_file/\reg_file_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.077         */0.382         async_fifo/dut2/\fifo_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   6.078/*         0.340/*         register_file/\reg_file_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.179   */6.078         */0.378         async_fifo/dut2/\fifo_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.079         */0.380         async_fifo/dut2/\fifo_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.136   */6.080         */0.388         register_file/\reg_file_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.080         */0.378         async_fifo/dut2/\fifo_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.080         */0.380         async_fifo/dut2/\fifo_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.127   */6.080         */0.391         register_file/\reg_file_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.081         */0.378         async_fifo/dut2/\fifo_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.083         */0.381         async_fifo/dut2/\fifo_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.083         */0.380         async_fifo/dut2/\fifo_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.083         */0.378         async_fifo/dut2/\fifo_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.083         */0.380         async_fifo/dut2/\fifo_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.084         */0.378         async_fifo/dut2/\fifo_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.084         */0.380         async_fifo/dut2/\fifo_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.084         */0.381         async_fifo/dut2/\fifo_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.084         */0.379         async_fifo/dut2/\fifo_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.085         */0.381         async_fifo/dut2/\fifo_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.085         */0.379         async_fifo/dut2/\fifo_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.086         */0.381         async_fifo/dut2/\fifo_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.088         */0.381         register_file/\reg_file_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.152   */6.088         */0.385         register_file/\reg_file_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   */6.088         */0.380         async_fifo/dut2/\fifo_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.090         */0.378         async_fifo/dut2/\fifo_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.091         */0.379         async_fifo/dut2/\fifo_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.091         */0.380         async_fifo/dut2/\fifo_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.092         */0.379         async_fifo/dut2/\fifo_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.212   */6.092         */0.381         register_file/\reg_file_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.146   */6.092         */0.387         register_file/\reg_file_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.092         */0.378         async_fifo/dut2/\fifo_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.093         */0.377         async_fifo/dut2/\fifo_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.093         */0.378         async_fifo/dut2/\fifo_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.096         */0.377         async_fifo/dut2/\fifo_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.207   */6.096         */0.380         register_file/\reg_file_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.097         */0.378         async_fifo/dut2/\fifo_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.214   */6.098         */0.380         register_file/\reg_file_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.212   */6.098         */0.381         register_file/\reg_file_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.150   */6.098         */0.387         register_file/\reg_file_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.099         */0.381         async_fifo/dut2/\fifo_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.099         */0.399         register_file/\reg_file_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.100         */0.381         async_fifo/dut2/\fifo_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.100         */0.381         async_fifo/dut2/\fifo_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.101         */0.379         async_fifo/dut2/\fifo_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.101         */0.379         async_fifo/dut2/\fifo_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.197   */6.101         */0.380         register_file/\reg_file_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.101         */0.379         async_fifo/dut2/\fifo_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.102         */0.379         async_fifo/dut2/\fifo_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.213   */6.102         */0.380         register_file/\reg_file_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.102         */0.379         async_fifo/dut2/\fifo_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.102         */0.380         async_fifo/dut2/\fifo_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.215   */6.102         */0.378         register_file/\reg_file_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.175   */6.102         */0.380         async_fifo/dut2/\fifo_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.168   */6.103         */0.384         register_file/\reg_file_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.103         */0.381         async_fifo/dut2/\fifo_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.176   */6.103         */0.380         async_fifo/dut2/\fifo_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.105         */0.379         async_fifo/dut2/\fifo_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.106         */0.388         register_file/\reg_file_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   */6.106         */0.383         async_fifo/dut2/\fifo_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.106         */0.388         async_fifo/dut2/\fifo_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.106         */0.388         register_file/\reg_file_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.220   6.106/*         0.332/*         register_file/\reg_file_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.203   */6.106         */0.381         register_file/\reg_file_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.167   */6.107         */0.385         register_file/\reg_file_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.107         */0.382         async_fifo/dut2/\fifo_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.107         */0.380         async_fifo/dut2/\fifo_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.108         */0.387         register_file/\reg_file_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.177   */6.108         */0.378         async_fifo/dut2/\fifo_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.177   */6.110         */0.382         register_file/\reg_file_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.205   */6.110         */0.378         register_file/\reg_file_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.214   */6.110         */0.380         register_file/\reg_file_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.111         */0.381         async_fifo/dut2/\fifo_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.112         */0.381         async_fifo/dut2/\fifo_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.226   6.113/*         0.331/*         register_file/\reg_file_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.114         */0.380         async_fifo/dut2/\fifo_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.256   */6.114         */0.302         register_file/\reg_file_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.115         */0.381         async_fifo/dut2/\fifo_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.116         */0.381         async_fifo/dut2/\fifo_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.116         */0.380         async_fifo/dut2/\fifo_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.117         */0.386         async_fifo/dut2/\fifo_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.117         */0.381         async_fifo/dut2/\fifo_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.117         */0.381         async_fifo/dut2/\fifo_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.118         */0.380         async_fifo/dut2/\fifo_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.118         */0.379         async_fifo/dut2/\fifo_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.214   */6.118         */0.379         register_file/\reg_file_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.119         */0.382         register_file/\reg_file_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.119         */0.384         async_fifo/dut2/\fifo_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.171   */6.120         */0.381         register_file/\reg_file_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.120         */0.381         register_file/\reg_file_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.120         */0.386         async_fifo/dut2/\fifo_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.121         */0.380         async_fifo/dut2/\fifo_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.121         */0.379         async_fifo/dut2/\fifo_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.121         */0.380         async_fifo/dut2/\fifo_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.121         */0.379         async_fifo/dut2/\fifo_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.185   */6.122         */0.380         async_fifo/dut2/\fifo_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.123         */0.382         async_fifo/dut2/\fifo_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.123         */0.378         async_fifo/dut2/\fifo_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.123         */0.380         async_fifo/dut2/\fifo_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.199   */6.124         */0.387         register_file/\reg_file_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.124         */0.379         async_fifo/dut2/\fifo_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.124         */0.382         async_fifo/dut2/\fifo_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.124         */0.380         async_fifo/dut2/\fifo_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.124         */0.378         async_fifo/dut2/\fifo_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.125         */0.379         async_fifo/dut2/\fifo_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.127         */0.380         async_fifo/dut2/\fifo_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.127         */0.381         register_file/\reg_file_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.128/*         0.330/*         register_file/\reg_file_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.241   6.128/*         0.330/*         register_file/\reg_file_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.128         */0.378         async_fifo/dut2/\fifo_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.128         */0.379         async_fifo/dut2/\fifo_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.202   */6.130         */0.385         register_file/\reg_file_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.130         */0.380         async_fifo/dut2/\fifo_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.130/*         0.330/*         register_file/\reg_file_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.241   6.130/*         0.330/*         register_file/\reg_file_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.131         */0.379         async_fifo/dut2/\fifo_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.131         */0.381         register_file/\reg_file_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.277   */6.131         */0.294         register_file/\reg_file_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.132/*         0.330/*         register_file/\reg_file_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.132         */0.378         register_file/\reg_file_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.132         */0.379         async_fifo/dut2/\fifo_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.187   */6.132         */0.381         async_fifo/dut2/\fifo_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.132         */0.380         register_file/\reg_file_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.133         */0.382         async_fifo/dut2/\fifo_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.133         */0.381         async_fifo/dut2/\fifo_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.133         */0.380         async_fifo/dut2/\fifo_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.207   */6.133         */0.386         register_file/\reg_file_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.133         */0.380         async_fifo/dut2/\fifo_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.134/*         0.330/*         register_file/\reg_file_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.134         */0.380         async_fifo/dut2/\fifo_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.135         */0.378         async_fifo/dut2/\fifo_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.135/*         0.330/*         register_file/\reg_file_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.135         */0.383         async_fifo/dut2/\fifo_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.136         */0.378         register_file/\reg_file_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.136         */0.378         async_fifo/dut2/\fifo_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.184   */6.136         */0.384         async_fifo/dut2/\fifo_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.137         */0.380         async_fifo/dut2/\fifo_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.137         */0.380         async_fifo/dut2/\fifo_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.137         */0.382         async_fifo/dut2/\fifo_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.137         */0.379         async_fifo/dut2/\fifo_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.138         */0.378         async_fifo/dut2/\fifo_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.139         */0.378         async_fifo/dut2/\fifo_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.203   */6.139         */0.384         register_file/\reg_file_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.141         */0.380         register_file/\reg_file_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.254   6.141/*         0.329/*         register_file/\reg_file_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.207   */6.141         */0.382         register_file/\reg_file_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.141         */0.380         register_file/\reg_file_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.142         */0.375         register_file/\rddata_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.196   */6.142         */0.377         async_fifo/dut2/\fifo_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.142         */0.379         register_file/\reg_file_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.240   6.142/*         0.330/*         register_file/\reg_file_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.143         */0.380         async_fifo/dut2/\fifo_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.143         */0.381         async_fifo/dut2/\fifo_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.144         */0.380         async_fifo/dut2/\fifo_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.240   6.145/*         0.330/*         register_file/\reg_file_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.145         */0.381         async_fifo/dut2/\fifo_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.146         */0.379         async_fifo/dut2/\fifo_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.240   6.146/*         0.330/*         register_file/\reg_file_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.203   */6.146         */0.381         register_file/\reg_file_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.183   */6.146         */0.380         async_fifo/dut2/\fifo_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.240   6.146/*         0.330/*         register_file/\reg_file_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.147         */0.378         async_fifo/dut2/\fifo_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.203   */6.147         */0.380         register_file/\reg_file_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.186   */6.147         */0.380         async_fifo/dut2/\fifo_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.211   */6.147         */0.382         register_file/\reg_file_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.188   */6.148         */0.379         async_fifo/dut2/\fifo_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.149         */0.379         async_fifo/dut2/\fifo_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.240   6.149/*         0.330/*         register_file/\reg_file_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.277   */6.150         */0.294         register_file/\reg_file_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.151         */0.382         async_fifo/dut2/\fifo_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.151         */0.378         async_fifo/dut2/\fifo_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.205   */6.152         */0.378         register_file/\reg_file_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.241   6.152/*         0.330/*         register_file/\reg_file_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.207   */6.153         */0.381         register_file/\reg_file_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.205   */6.154         */0.380         register_file/\reg_file_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.145   */6.154         */0.386         register_file/\reg_file_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.154         */0.378         async_fifo/dut2/\fifo_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.155         */0.378         async_fifo/dut2/\fifo_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.244   6.155/*         0.329/*         register_file/\reg_file_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.156         */0.379         async_fifo/dut2/\fifo_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.157         */0.377         async_fifo/dut2/\fifo_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.157         */0.378         async_fifo/dut2/\fifo_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.158         */0.378         async_fifo/dut2/\fifo_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.247   6.158/*         0.329/*         register_file/\reg_file_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.161         */0.379         async_fifo/dut2/\fifo_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.195   */6.162         */0.378         async_fifo/dut2/\fifo_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.193   */6.163         */0.378         async_fifo/dut2/\fifo_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.175   */6.164         */0.387         register_file/\reg_file_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.326   */6.170         */0.232         register_file/\reg_file_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.330   */6.173         */0.227         register_file/\reg_file_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.329   */6.174         */0.229         register_file/\reg_file_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.330   */6.175         */0.228         register_file/\reg_file_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.197   */6.181         */0.386         register_file/\reg_file_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.340   */6.186         */0.230         register_file/\reg_file_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.200   */6.188         */0.384         register_file/\reg_file_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.190         */0.381         register_file/\reg_file_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.349   */6.192         */0.228         register_file/\reg_file_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.200   */6.192         */0.383         register_file/\reg_file_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.200   */6.193         */0.385         register_file/\reg_file_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.354   */6.193         */0.230         register_file/\reg_file_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.190   */6.194         */0.380         register_file/\reg_file_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.189   */6.196         */0.380         register_file/\reg_file_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.197         */0.378         register_file/\reg_file_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.207   */6.201         */0.384         register_file/\reg_file_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.203         */0.380         register_file/\reg_file_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.209   */6.205         */0.382         register_file/\reg_file_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.342   */6.205         */0.229         register_file/\reg_file_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.213   */6.205         */0.382         register_file/\reg_file_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.178   */6.212         */0.377         register_file/\rddata_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.208   */6.212         */0.377         register_file/\reg_file_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */6.266         */0.375         register_file/\rddata_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   */6.286         */0.375         register_file/\rddata_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.198   */6.322         */0.367         async_fifo/dut1/\w_address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.180   */6.348         */0.375         register_file/\rddata_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.493   6.382/*         0.027/*         register_file/\reg_file_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.492   6.387/*         0.027/*         register_file/\reg_file_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.529   6.416/*         0.028/*         register_file/\reg_file_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.530   6.417/*         0.028/*         register_file/\reg_file_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.530   6.420/*         0.028/*         register_file/\reg_file_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.541   6.431/*         0.016/*         register_file/\reg_file_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.545   6.432/*         0.026/*         register_file/\reg_file_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.544   6.435/*         0.026/*         register_file/\reg_file_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.551   6.438/*         0.026/*         register_file/\reg_file_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.556   6.443/*         0.015/*         register_file/\reg_file_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.556   6.443/*         0.015/*         register_file/\reg_file_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.179   */6.459         */0.377         register_file/\rddata_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.194   */6.546         */0.368         async_fifo/dut1/\w_address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */6.564         */0.374         register_file/\rddata_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.571         */0.372         async_fifo/dut1/\w_address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.213   */6.582         */0.373         register_file/\rddata_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	10.280   6.636/*         0.278/*         alu/out_valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.659         */0.375         async_fifo/dut1/\wr_ptr_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.191   */6.661         */0.375         async_fifo/dut1/\wr_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.665         */0.374         async_fifo/dut1/\wr_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.192   */6.667         */0.374         async_fifo/dut1/\wr_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.195   */6.694         */0.369         async_fifo/dut1/\w_address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.165   6.757/*         0.348/*         register_file/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.196   */6.760         */0.369         async_fifo/dut1/\wr_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.174   6.767/*         0.346/*         register_file/\reg_file_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.180   6.773/*         0.344/*         register_file/\reg_file_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.188   6.780/*         0.343/*         register_file/\reg_file_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.191   6.784/*         0.342/*         register_file/\reg_file_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.196   6.789/*         0.341/*         register_file/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.196   6.790/*         0.341/*         register_file/\reg_file_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.208   6.793/*         0.341/*         async_fifo/dut2/\fifo_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.212   6.796/*         0.341/*         async_fifo/dut2/\fifo_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.207   6.797/*         0.342/*         async_fifo/dut2/\fifo_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.209   6.797/*         0.341/*         async_fifo/dut2/\fifo_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.212   6.798/*         0.341/*         async_fifo/dut2/\fifo_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.799/*         0.340/*         async_fifo/dut2/\fifo_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.215   6.800/*         0.340/*         async_fifo/dut2/\fifo_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.215   6.800/*         0.340/*         async_fifo/dut2/\fifo_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.211   6.800/*         0.341/*         async_fifo/dut2/\fifo_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.801/*         0.339/*         async_fifo/dut2/\fifo_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.801/*         0.339/*         async_fifo/dut2/\fifo_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.801/*         0.339/*         async_fifo/dut2/\fifo_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.801/*         0.339/*         async_fifo/dut2/\fifo_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.801/*         0.339/*         async_fifo/dut2/\fifo_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.803/*         0.340/*         async_fifo/dut2/\fifo_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.212   6.804/*         0.341/*         async_fifo/dut2/\fifo_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.212   6.805/*         0.341/*         async_fifo/dut2/\fifo_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.805/*         0.340/*         async_fifo/dut2/\fifo_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.215   6.807/*         0.340/*         async_fifo/dut2/\fifo_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.203   6.808/*         0.340/*         register_file/\reg_file_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.808/*         0.339/*         async_fifo/dut2/\fifo_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.227   6.808/*         0.339/*         async_fifo/dut2/\fifo_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.809/*         0.339/*         async_fifo/dut2/\fifo_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.809/*         0.339/*         async_fifo/dut2/\fifo_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.809/*         0.339/*         async_fifo/dut2/\fifo_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.810/*         0.339/*         async_fifo/dut2/\fifo_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.810/*         0.339/*         async_fifo/dut2/\fifo_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.811/*         0.340/*         async_fifo/dut2/\fifo_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.811/*         0.339/*         async_fifo/dut2/\fifo_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.812/*         0.338/*         register_file/\reg_file_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.812/*         0.338/*         register_file/\reg_file_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.813/*         0.338/*         register_file/\reg_file_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.218   6.814/*         0.338/*         register_file/\reg_file_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.206   6.814/*         0.339/*         register_file/\reg_file_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.218   6.814/*         0.338/*         register_file/\reg_file_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.814/*         0.339/*         async_fifo/dut2/\fifo_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.218   6.814/*         0.338/*         register_file/\reg_file_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.218   6.814/*         0.338/*         register_file/\reg_file_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.218   6.814/*         0.338/*         register_file/\reg_file_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.815/*         0.339/*         async_fifo/dut2/\fifo_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.219   6.815/*         0.340/*         async_fifo/dut2/\fifo_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.816/*         0.338/*         register_file/\reg_file_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.219   6.816/*         0.340/*         async_fifo/dut2/\fifo_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.816/*         0.339/*         async_fifo/dut2/\fifo_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.817/*         0.338/*         register_file/\reg_file_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.817/*         0.338/*         register_file/\reg_file_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.818/*         0.339/*         async_fifo/dut2/\fifo_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.818/*         0.338/*         register_file/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.210   6.819/*         0.339/*         register_file/\reg_file_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.819/*         0.339/*         async_fifo/dut2/\fifo_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.819/*         0.340/*         async_fifo/dut2/\fifo_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.820/*         0.338/*         register_file/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.213   6.820/*         0.338/*         register_file/\reg_file_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.213   6.820/*         0.338/*         register_file/\reg_file_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.820/*         0.340/*         async_fifo/dut2/\fifo_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.820/*         0.338/*         register_file/\reg_file_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.215   6.821/*         0.338/*         register_file/\reg_file_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.821/*         0.339/*         async_fifo/dut2/\fifo_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.822/*         0.340/*         async_fifo/dut1/\w_address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.822/*         0.339/*         async_fifo/dut2/\fifo_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.823/*         0.339/*         async_fifo/dut2/\fifo_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.215   6.823/*         0.338/*         register_file/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.823/*         0.340/*         async_fifo/dut2/\fifo_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.213   6.825/*         0.338/*         register_file/\reg_file_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.825/*         0.340/*         async_fifo/dut2/\fifo_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.825/*         0.339/*         async_fifo/dut2/\fifo_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.825/*         0.337/*         register_file/\reg_file_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.826/*         0.337/*         register_file/\reg_file_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.827/*         0.340/*         async_fifo/dut2/\fifo_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.827/*         0.339/*         async_fifo/dut2/\fifo_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.827/*         0.338/*         register_file/\reg_file_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.828/*         0.339/*         async_fifo/dut2/\fifo_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.828/*         0.340/*         async_fifo/dut1/\w_address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.828/*         0.339/*         async_fifo/dut2/\fifo_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.828/*         0.339/*         async_fifo/dut2/\fifo_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.828/*         0.339/*         async_fifo/dut2/\fifo_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.829/*         0.339/*         async_fifo/dut2/\fifo_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.830/*         0.340/*         async_fifo/dut1/\w_address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.830/*         0.340/*         async_fifo/dut2/\fifo_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.830/*         0.336/*         register_file/\reg_file_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.830/*         0.337/*         async_fifo/dut2/\fifo_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.831/*         0.336/*         register_file/\reg_file_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.227   6.831/*         0.337/*         async_fifo/dut1/\w_address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.831/*         0.338/*         register_file/\reg_file_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.831/*         0.336/*         register_file/\reg_file_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.831/*         0.336/*         register_file/\reg_file_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.831/*         0.337/*         async_fifo/dut2/\fifo_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.831/*         0.337/*         async_fifo/dut2/\fifo_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.831/*         0.337/*         async_fifo/dut1/\wr_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.831/*         0.339/*         async_fifo/dut2/\fifo_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.832/*         0.337/*         async_fifo/dut1/\wr_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.832/*         0.337/*         async_fifo/dut1/\wr_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.213   6.832/*         0.338/*         register_file/\reg_file_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.832/*         0.337/*         async_fifo/dut2/\fifo_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.834/*         0.337/*         async_fifo/dut1/\wr_ptr_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.835/*         0.339/*         async_fifo/dut2/\fifo_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.836/*         0.339/*         async_fifo/dut2/\fifo_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.836/*         0.336/*         register_file/\reg_file_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.836/*         0.337/*         async_fifo/dut1/\wr_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.837/*         0.339/*         async_fifo/dut2/\fifo_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.837/*         0.335/*         register_file/\reg_file_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.838/*         0.337/*         async_fifo/dut4/\q2_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.838/*         0.339/*         async_fifo/dut2/\fifo_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.234   6.839/*         0.335/*         register_file/\reg_file_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.839/*         0.339/*         async_fifo/dut2/\fifo_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.839/*         0.339/*         async_fifo/dut2/\fifo_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.839/*         0.339/*         async_fifo/dut2/\fifo_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.840/*         0.339/*         async_fifo/dut2/\fifo_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.236   6.840/*         0.335/*         register_file/\reg_file_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.840/*         0.339/*         async_fifo/dut2/\fifo_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.840/*         0.338/*         register_file/\reg_file_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.227   6.840/*         0.339/*         async_fifo/dut2/\fifo_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.842/*         0.338/*         register_file/\reg_file_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.842/*         0.338/*         register_file/\reg_file_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.216   6.842/*         0.338/*         register_file/\reg_file_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.842/*         0.339/*         async_fifo/dut2/\fifo_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.842/*         0.339/*         async_fifo/dut2/\fifo_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.843/*         0.339/*         async_fifo/dut2/\fifo_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.843/*         0.338/*         register_file/\reg_file_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.843/*         0.339/*         async_fifo/dut2/\fifo_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.843/*         0.339/*         async_fifo/dut2/\fifo_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.843/*         0.339/*         async_fifo/dut2/\fifo_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.843/*         0.339/*         async_fifo/dut2/\fifo_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.844/*         0.339/*         async_fifo/dut2/\fifo_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.845/*         0.339/*         async_fifo/dut2/\fifo_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.845/*         0.339/*         async_fifo/dut2/\fifo_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.845/*         0.339/*         async_fifo/dut2/\fifo_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.845/*         0.339/*         async_fifo/dut2/\fifo_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.845/*         0.339/*         async_fifo/dut2/\fifo_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.846/*         0.339/*         async_fifo/dut2/\fifo_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.234   6.846/*         0.339/*         async_fifo/dut2/\fifo_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.846/*         0.339/*         async_fifo/dut2/\fifo_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.227   6.847/*         0.338/*         async_fifo/dut2/\fifo_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.847/*         0.339/*         async_fifo/dut2/\fifo_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.234   6.847/*         0.339/*         async_fifo/dut2/\fifo_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.234   6.847/*         0.339/*         async_fifo/dut2/\fifo_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.847/*         0.338/*         register_file/\reg_file_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.848/*         0.339/*         async_fifo/dut2/\fifo_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.848/*         0.339/*         async_fifo/dut2/\fifo_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.848/*         0.338/*         register_file/\reg_file_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.849/*         0.339/*         async_fifo/dut2/\fifo_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.849/*         0.339/*         async_fifo/dut2/\fifo_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.850/*         0.339/*         async_fifo/dut2/\fifo_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.850/*         0.339/*         async_fifo/dut2/\fifo_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.850/*         0.338/*         register_file/\reg_file_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.850/*         0.338/*         async_fifo/dut2/\fifo_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.850/*         0.338/*         register_file/\reg_file_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.850/*         0.338/*         async_fifo/dut2/\fifo_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.214   6.850/*         0.338/*         register_file/\reg_file_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.851/*         0.338/*         async_fifo/dut2/\fifo_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.851/*         0.338/*         async_fifo/dut2/\fifo_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.227   6.851/*         0.338/*         async_fifo/dut2/\fifo_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.851/*         0.338/*         async_fifo/dut2/\fifo_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.851/*         0.338/*         async_fifo/dut2/\fifo_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.851/*         0.339/*         async_fifo/dut2/\fifo_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.852/*         0.339/*         async_fifo/dut2/\fifo_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.852/*         0.339/*         async_fifo/dut2/\fifo_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.853/*         0.339/*         async_fifo/dut2/\fifo_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.854/*         0.339/*         async_fifo/dut2/\fifo_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.854/*         0.338/*         async_fifo/dut2/\fifo_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.855/*         0.339/*         async_fifo/dut2/\fifo_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.855/*         0.338/*         async_fifo/dut2/\fifo_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.855/*         0.339/*         async_fifo/dut2/\fifo_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.856/*         0.339/*         async_fifo/dut2/\fifo_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.856/*         0.339/*         async_fifo/dut2/\fifo_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.857/*         0.339/*         async_fifo/dut2/\fifo_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.233   6.857/*         0.339/*         async_fifo/dut2/\fifo_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.858/*         0.339/*         async_fifo/dut2/\fifo_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.862/*         0.339/*         async_fifo/dut2/\fifo_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.225   6.862/*         0.338/*         async_fifo/dut2/\fifo_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.864/*         0.336/*         sys_ctrl/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.864/*         0.336/*         sys_ctrl/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.864/*         0.336/*         sys_ctrl/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.864/*         0.338/*         async_fifo/dut2/\fifo_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.228   6.866/*         0.338/*         async_fifo/dut2/\fifo_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.229   6.869/*         0.339/*         async_fifo/dut2/\fifo_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.872/*         0.337/*         async_fifo/dut2/\fifo_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.234   6.872/*         0.338/*         async_fifo/dut2/\fifo_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.874/*         0.338/*         async_fifo/dut2/\fifo_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.877/*         0.335/*         async_fifo/dut4/\q2_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.877/*         0.335/*         async_fifo/dut4/\q2_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.878/*         0.335/*         async_fifo/dut4/\q1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.878/*         0.335/*         async_fifo/dut4/\q2_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.878/*         0.335/*         async_fifo/dut4/\q1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.879/*         0.337/*         async_fifo/dut2/\fifo_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.879/*         0.335/*         async_fifo/dut4/\q2_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.880/*         0.335/*         data_sync/dut3/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.881/*         0.335/*         data_sync/dut2/q_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.881/*         0.335/*         data_sync/dut2/out_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.253   6.881/*         0.335/*         data_sync/dut3/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.881/*         0.335/*         data_sync/dut1/\enable_sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.881/*         0.335/*         async_fifo/dut4/\q1_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.883/*         0.335/*         data_sync/dut1/\enable_sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.226   6.884/*         0.337/*         async_fifo/dut2/\fifo_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.885/*         0.334/*         async_fifo/dut4/\q1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.885/*         0.338/*         async_fifo/dut2/\fifo_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.265   6.888/*         0.334/*         async_fifo/dut4/\q1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.888/*         0.334/*         data_sync/dut3/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.888/*         0.334/*         data_sync/dut3/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.250   6.888/*         0.335/*         register_file/\reg_file_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.891/*         0.334/*         data_sync/dut3/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.263   6.893/*         0.334/*         data_sync/dut3/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.230   6.896/*         0.337/*         async_fifo/dut2/\fifo_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.250   6.896/*         0.335/*         register_file/\reg_file_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.264   6.898/*         0.334/*         data_sync/dut3/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.263   6.899/*         0.334/*         data_sync/dut3/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.253   6.900/*         0.334/*         register_file/\reg_file_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.217   6.901/*         0.335/*         async_fifo/dut2/\fifo_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.259   6.907/*         0.335/*         register_file/\reg_file_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.253   6.909/*         0.333/*         register_file/\reg_file_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.257   6.909/*         0.333/*         register_file/\reg_file_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.255   6.910/*         0.333/*         register_file/\reg_file_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.251   6.913/*         0.333/*         register_file/\reg_file_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.231   6.914/*         0.335/*         async_fifo/dut2/\fifo_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.221   6.915/*         0.333/*         register_file/rddata_valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.249   6.916/*         0.332/*         register_file/\reg_file_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.916/*         0.333/*         register_file/\rddata_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.916/*         0.333/*         register_file/\rddata_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.916/*         0.333/*         register_file/\rddata_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.917/*         0.333/*         register_file/\rddata_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.917/*         0.333/*         register_file/\rddata_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.250   6.918/*         0.332/*         register_file/\reg_file_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.224   6.919/*         0.333/*         register_file/\reg_file_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.223   6.920/*         0.333/*         register_file/\rddata_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.920/*         0.332/*         register_file/\reg_file_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.921/*         0.333/*         register_file/\reg_file_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.921/*         0.332/*         register_file/\reg_file_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.232   6.923/*         0.335/*         async_fifo/dut2/\fifo_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.251   6.923/*         0.332/*         register_file/\reg_file_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.222   6.926/*         0.333/*         register_file/\rddata_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.930/*         0.332/*         register_file/\reg_file_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.938/*         0.332/*         register_file/\reg_file_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.243   6.941/*         0.343/*         sys_ctrl/\address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.243   6.941/*         0.343/*         sys_ctrl/\address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.252   6.948/*         0.332/*         register_file/\reg_file_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.253   6.952/*         0.332/*         register_file/\reg_file_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.255   6.953/*         0.332/*         sys_ctrl/\address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.255   6.953/*         0.332/*         register_file/\reg_file_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.254   6.958/*         0.332/*         register_file/\rddata_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.063   */7.069         */0.007         clock_gating_cell/dut0/E    1
REF_CLK(R)->REF_CLK(R)	10.213   */7.122         */0.375         sys_ctrl/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.550   7.188/*         0.002/*         register_file/\reg_file_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	10.524   7.220/*         0.033/*         register_file/\reg_file_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.600   7.244/*         -0.004/*        register_file/\reg_file_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	10.553   7.249/*         0.030/*         register_file/\reg_file_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.186   */7.285         */0.368         register_file/rddata_valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.216   */7.299         */0.372         sys_ctrl/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.208   */7.447         */0.378         sys_ctrl/\address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.290   7.483/*         0.303/*         sys_ctrl/\address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.212   */7.543         */0.375         sys_ctrl/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.201   */7.589         */0.387         sys_ctrl/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.181   */7.629         */0.404         sys_ctrl/\address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.182   */7.633         */0.403         sys_ctrl/\address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.224   */7.969         */0.374         data_sync/dut3/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.215   */7.972         */0.372         data_sync/dut3/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.225   */7.977         */0.373         data_sync/dut3/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.225   */7.982         */0.372         data_sync/dut3/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.226   */7.983         */0.372         data_sync/dut3/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.227   */7.984         */0.372         data_sync/dut3/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.227   */7.984         */0.372         data_sync/dut3/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.226   */7.985         */0.371         data_sync/dut3/\sync_bus_reg[4] /D    1
@(R)->REF_CLK(R)	10.298   8.164/*         0.299/*         ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	10.302   8.169/*         0.293/*         ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
@(R)->REF_CLK(R)	10.303   8.169/*         0.293/*         ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.249   8.340/*         0.344/*         sys_ctrl/\address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.253   8.343/*         0.333/*         register_file/\reg_file_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.254   8.344/*         0.333/*         sys_ctrl/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.254   8.345/*         0.333/*         register_file/\reg_file_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.256   8.347/*         0.333/*         register_file/\reg_file_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.258   8.350/*         0.333/*         register_file/\reg_file_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.352/*         0.333/*         register_file/\reg_file_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.262   8.354/*         0.333/*         register_file/\reg_file_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.261   8.355/*         0.333/*         register_file/\reg_file_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.260   8.356/*         0.333/*         register_file/\reg_file_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.261   8.356/*         0.333/*         register_file/\reg_file_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.295   8.656/*         0.304/*         data_sync/dut2/out_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.593   8.688/*         0.000/*         register_file/\reg_file_reg[2][7] /SN    1
ALU_CLK(R)->ALU_CLK(R)	9.467    */8.804         */0.517         alu/\alu_out_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.470    */8.805         */0.514         alu/out_valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.471    */8.813         */0.513         alu/\alu_out_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.813         */0.513         alu/\alu_out_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.814         */0.513         alu/\alu_out_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.816         */0.512         alu/\alu_out_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.816         */0.512         alu/\alu_out_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.817         */0.512         alu/\alu_out_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.472    */8.817         */0.512         alu/\alu_out_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.473    */8.826         */0.511         alu/\alu_out_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.474    */8.828         */0.510         alu/\alu_out_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.474    */8.829         */0.510         alu/\alu_out_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.477    */8.830         */0.507         alu/\alu_out_reg[8] /SI    1
REF_CLK(R)->REF_CLK(R)	10.197   */8.906         */0.369         async_fifo/dut4/\q2_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.226   */8.923         */0.371         ref_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.463    */8.931         */0.519         alu/\alu_out_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	10.230   */8.932         */0.369         data_sync/dut2/q_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.232   */8.940         */0.368         async_fifo/dut4/\q2_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.234   */8.948         */0.366         async_fifo/dut4/\q2_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.234   */8.948         */0.366         async_fifo/dut4/\q2_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.234   */8.948         */0.366         async_fifo/dut4/\q2_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.229   */8.951         */0.368         ref_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.234   */8.951         */0.366         data_sync/dut1/\enable_sync_reg_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.570    */9.018         */0.414         alu/\alu_out_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.574    */9.038         */0.410         alu/\alu_out_reg[2] /SI    1
SCAN_CLK(F)->SCAN_CLK(R)	99.926   */48.024        */0.446         tx_div/clk_reg_reg/D    1
SCAN_CLK(F)->SCAN_CLK(R)	99.944   */48.299        */0.439         rx_div/clk_reg_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   */77.087        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.286/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.313/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.341/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.344/*        20.000/*        SO[4]    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */80.599        */0.495         UART_tx/uut0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */80.630        */0.484         async_fifo/dut2/\fifo_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */80.636        */0.485         async_fifo/dut2/\fifo_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */80.693        */0.477         register_file/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */80.700        */0.476         register_file/\reg_file_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */93.504        */0.398         uart_RX/dut1/\data_bit_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */93.741        */0.410         uart_RX/dut1/\data_bit_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */93.800        */0.410         uart_RX/dut2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */93.807        */0.396         uart_RX/dut1/\data_bit_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */94.079        */0.407         uart_RX/dut3/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.749  */94.237        */0.424         uart_RX/dut2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.869  94.300/*        0.304/*         uart_RX/dut3/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  94.316/*        0.300/*         uart_RX/dut3/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  94.324/*        0.299/*         uart_RX/dut3/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  94.324/*        0.299/*         uart_RX/dut3/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.876  94.333/*        0.297/*         uart_RX/dut3/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  94.337/*        0.296/*         uart_RX/dut3/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */94.528        */0.422         uart_RX/dut3/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */94.749        */0.385         rx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */94.940        */0.434         uart_RX/dut4/parity_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */94.961        */0.429         uart_RX/dut6/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */94.969        */0.386         rx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */95.176        */0.386         rx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.782  */95.219        */0.396         uart_RX/dut1/\edge_counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */95.223        */0.395         uart_RX/dut1/\edge_counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */95.225        */0.395         uart_RX/dut1/\edge_counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */95.225        */0.395         uart_RX/dut1/\edge_counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */95.226        */0.395         uart_RX/dut1/\edge_counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */95.228        */0.394         uart_RX/dut1/\edge_counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  95.302/*        0.300/*         uart_RX/dut2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */95.381        */0.385         rx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */95.573        */0.378         tx_div/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */95.582        */0.385         rx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */95.781        */0.386         rx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.898  */95.784        */0.388         tx_div/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.889  95.800/*        0.267/*         UART_tx/uut2/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */95.960        */0.387         rx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */96.026        */0.403         uart_RX/dut0/\sampled_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.776  */96.036        */0.401         uart_RX/dut0/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */96.055        */0.402         uart_RX/dut0/\sampled_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */96.066        */0.399         uart_RX/dut0/\sampled_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  */96.098        */0.379         tx_div/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.004  96.215/*        0.257/*         rx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */96.353        */0.379         tx_div/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */96.607        */0.379         UART_tx/uut1/\parallel_data_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */96.610        */0.378         tx_div/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */96.629        */0.379         UART_tx/uut1/\parallel_data_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */96.635        */0.379         UART_tx/uut1/\parallel_data_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */96.664        */0.379         UART_tx/uut1/\parallel_data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */96.669        */0.379         UART_tx/uut1/\parallel_data_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */96.684        */0.379         UART_tx/uut1/\parallel_data_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.777  */96.707        */0.378         UART_tx/uut1/\parallel_data_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */96.869        */0.381         async_fifo/dut3/\rd_address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */96.892        */0.378         tx_div/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */96.998        */0.389         async_fifo/dut3/\rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */96.999        */0.389         async_fifo/dut3/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */97.001        */0.387         async_fifo/dut3/\rd_address_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */97.001        */0.388         async_fifo/dut3/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */97.005        */0.387         async_fifo/dut3/\rd_ptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */97.010        */0.387         async_fifo/dut3/\rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */97.020        */0.390         async_fifo/dut3/\rd_address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.909  */97.180        */0.378         tx_div/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */97.182        */0.389         UART_tx/uut1/\parallel_data_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */97.204        */0.382         async_fifo/dut3/\rd_address_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.038  97.378/*        0.248/*         tx_div/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.800   */97.624        */0.572         tx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.846  97.844/*        0.303/*         q1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.915  97.846/*        0.307/*         data_sync/dut1/\enable_sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.827   */97.883        */0.556         rx_div/clk_reg_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.025        */0.419         UART_tx/uut1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.073        */0.391         UART_tx/uut0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.752  */98.115        */0.404         UART_tx/uut1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.119        */0.614         uart_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.128        */0.378         pulse_gen/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.779  */98.147        */0.377         UART_tx/uut1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.233        */0.380         UART_tx/uut0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.882  98.253/*        0.269/*         UART_tx/uut0/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.986   98.255/*        0.385/*         tx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	100.000  98.263/*        0.383/*         rx_div/clk_reg_reg/RN    1
@(R)->SCAN_CLK(R)	100.791  98.266/*        0.366/*         UART_tx/uut1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.791  98.266/*        0.366/*         UART_tx/uut1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.277/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.277/*        0.354/*         UART_tx/uut1/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.277/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.278/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.278/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.278/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.278/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.279/*        0.354/*         async_fifo/dut5/\q2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.279/*        0.354/*         async_fifo/dut5/\q2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.279/*        0.354/*         async_fifo/dut5/\q2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.801  98.279/*        0.354/*         async_fifo/dut3/\rd_address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.799  98.279/*        0.354/*         async_fifo/dut5/\q1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.280/*        0.354/*         async_fifo/dut5/\q2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.800  98.280/*        0.354/*         async_fifo/dut5/\q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.799  98.280/*        0.354/*         async_fifo/dut5/\q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.800  98.281/*        0.354/*         async_fifo/dut5/\q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.799  98.281/*        0.354/*         async_fifo/dut5/\q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.799  98.284/*        0.354/*         async_fifo/dut3/\rd_address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.800  98.285/*        0.354/*         async_fifo/dut5/\q2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.783  98.286/*        0.365/*         q2_reg/RN    1
@(R)->SCAN_CLK(R)	100.799  98.288/*        0.354/*         UART_tx/uut0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.800  98.288/*        0.354/*         async_fifo/dut3/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.799  98.288/*        0.354/*         UART_tx/uut0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.801  98.289/*        0.354/*         async_fifo/dut3/\rd_address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.801  98.289/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.801  98.289/*        0.354/*         UART_tx/uut1/\parallel_data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.801  98.289/*        0.354/*         async_fifo/dut3/\rd_address_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.289        */0.410         pulse_gen/q_reg/D    1
@(R)->SCAN_CLK(R)	100.802  98.290/*        0.354/*         UART_tx/uut2/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.799  98.290/*        0.354/*         async_fifo/dut3/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.795  98.292/*        0.354/*         async_fifo/dut3/\rd_ptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.797  98.294/*        0.354/*         UART_tx/uut0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.295/*        0.354/*         async_fifo/dut3/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.798  98.295/*        0.354/*         async_fifo/dut3/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.796  98.298/*        0.354/*         pulse_gen/q_reg/RN    1
@(R)->SCAN_CLK(R)	100.795  98.302/*        0.354/*         pulse_gen/out_reg/RN    1
@(R)->SCAN_CLK(R)	100.795  98.310/*        0.353/*         q1_reg/RN    1
@(R)->SCAN_CLK(R)	100.796  98.319/*        0.380/*         uart_RX/dut4/parity_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.805  98.328/*        0.369/*         uart_RX/dut3/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.806  98.329/*        0.369/*         uart_RX/dut3/\p_data_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.585  */98.333        */0.623         sys_ctrl/\address_reg[3] /SI    1
@(R)->SCAN_CLK(R)	100.805  98.334/*        0.369/*         uart_RX/dut3/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.804  98.337/*        0.369/*         uart_RX/dut3/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.804  98.338/*        0.369/*         uart_RX/dut2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.805  98.343/*        0.368/*         uart_RX/dut2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.805  98.346/*        0.368/*         uart_RX/dut3/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.805  98.346/*        0.368/*         uart_RX/dut3/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.805  98.347/*        0.368/*         uart_RX/dut3/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.805  98.352/*        0.368/*         uart_RX/dut1/\data_bit_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.806  98.358/*        0.367/*         uart_RX/dut1/\data_bit_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.811  98.368/*        0.367/*         uart_RX/dut1/\edge_counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.811  98.372/*        0.367/*         uart_RX/dut1/\edge_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.811  98.373/*        0.367/*         uart_RX/dut1/\data_bit_counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.811  98.374/*        0.367/*         uart_RX/dut1/\edge_counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.812  98.379/*        0.366/*         uart_RX/dut1/\edge_counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.812  98.386/*        0.366/*         uart_RX/dut1/\edge_counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.812  98.391/*        0.365/*         uart_RX/dut1/\edge_counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.812  98.395/*        0.365/*         uart_RX/dut0/\sampled_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.813  98.403/*        0.364/*         uart_RX/dut0/\sampled_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.813  98.403/*        0.364/*         uart_RX/dut0/\sampled_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.813  98.405/*        0.364/*         uart_RX/dut2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.802  98.412/*        0.374/*         uart_RX/dut6/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	100.812  98.415/*        0.364/*         uart_RX/dut3/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.813  98.416/*        0.364/*         uart_RX/dut0/sampled_bit_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.574  */98.439        */0.580         async_fifo/dut3/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.472        */0.554         register_file/\reg_file_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.535        */0.391         async_fifo/dut5/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.542        */0.388         async_fifo/dut5/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.611  */98.542        */0.544         async_fifo/dut3/\rd_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.545        */0.390         async_fifo/dut5/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.637  */98.551        */0.506         register_file/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.605  */98.553        */0.549         async_fifo/dut3/\rd_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.569        */0.389         async_fifo/dut5/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.590        */0.520         register_file/\reg_file_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.593        */0.490         sys_ctrl/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.598        */0.525         uart_RX/dut0/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.602        */0.533         register_file/\reg_file_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.621  */98.618        */0.534         async_fifo/dut3/\rd_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.674  */98.628        */0.520         register_file/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.641        */0.513         register_file/\reg_file_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.668  */98.651        */0.512         register_file/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.655        */0.509         register_file/\reg_file_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.656        */0.378         async_fifo/dut4/\q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.684  */98.665        */0.532         sys_ctrl/\address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.668        */0.501         register_file/\reg_file_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.670        */0.503         register_file/\reg_file_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.670        */0.507         data_sync/dut2/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */98.672        */0.512         uart_RX/dut1/\edge_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.632  */98.673        */0.544         uart_RX/dut6/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.674  */98.674        */0.502         register_file/\reg_file_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.676        */0.506         sys_ctrl/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.678        */0.513         uart_RX/dut2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */98.682        */0.374         async_fifo/dut4/\q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.775  */98.685        */0.378         async_fifo/dut5/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */98.686        */0.374         async_fifo/dut4/\q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.847  */98.705        */0.377         async_fifo/dut4/\q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.706        */0.503         async_fifo/dut3/\rd_address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.708        */0.499         sys_ctrl/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.711        */0.497         pulse_gen/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */98.716        */0.510         register_file/\reg_file_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.719        */0.527         uart_RX/dut2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.778  */98.721        */0.508         tx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.721        */0.496         register_file/\reg_file_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.724        */0.495         register_file/\reg_file_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.642  */98.727        */0.495         register_file/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.729        */0.494         register_file/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.729        */0.493         UART_tx/uut0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.730        */0.526         uart_RX/dut1/\edge_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.780  */98.731        */0.506         tx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.733        */0.495         async_fifo/dut1/\w_address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.735        */0.496         register_file/\reg_file_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.735        */0.493         register_file/\reg_file_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.738        */0.513         uart_RX/dut3/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.739        */0.491         data_sync/dut3/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.740        */0.492         data_sync/dut3/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.618  */98.743        */0.538         UART_tx/uut1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.681  */98.744        */0.495         register_file/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */98.745        */0.503         tx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.783  */98.746        */0.503         tx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.746        */0.522         uart_RX/dut1/\edge_counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.747        */0.492         async_fifo/dut1/\w_address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.747        */0.493         async_fifo/dut1/\w_address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.747        */0.490         data_sync/dut3/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.749        */0.503         tx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.784  */98.750        */0.502         tx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.751        */0.490         register_file/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.751        */0.490         data_sync/dut3/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.752        */0.521         uart_RX/dut1/\edge_counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.753        */0.490         register_file/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.753        */0.521         uart_RX/dut0/\sampled_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.755        */0.521         uart_RX/dut2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.757        */0.485         register_file/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.757        */0.505         UART_tx/uut0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.759        */0.505         UART_tx/uut1/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.786  */98.759        */0.501         tx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.761        */0.491         register_file/\reg_file_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.762        */0.488         data_sync/dut3/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.764        */0.518         sys_ctrl/\address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.665  */98.765        */0.489         register_file/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */98.767        */0.519         uart_RX/dut1/\edge_counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.634  */98.768        */0.541         uart_RX/dut4/parity_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.768        */0.488         data_sync/dut3/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.769        */0.486         data_sync/dut3/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.770        */0.508         rx_div/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.771        */0.488         async_fifo/dut1/\wr_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.771        */0.507         rx_div/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.772        */0.504         uart_RX/dut3/\p_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.774        */0.487         async_fifo/dut1/\wr_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.775        */0.501         async_fifo/dut3/\rd_ptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.775        */0.493         async_fifo/dut5/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.775        */0.487         async_fifo/dut2/\fifo_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.775        */0.483         register_file/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.775        */0.501         async_fifo/dut3/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */98.776        */0.516         uart_RX/dut1/\data_bit_counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.777        */0.506         rx_div/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.777        */0.487         async_fifo/dut1/\wr_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.779        */0.506         rx_div/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.781        */0.491         async_fifo/dut3/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.781        */0.500         async_fifo/dut3/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.782        */0.479         register_file/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.782        */0.486         register_file/\rddata_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.783        */0.481         register_file/\rddata_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.785        */0.487         register_file/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.786        */0.485         async_fifo/dut1/\wr_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.787        */0.504         rx_div/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.787        */0.505         rx_div/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.788        */0.504         rx_div/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.683  */98.789        */0.485         register_file/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.789        */0.485         async_fifo/dut1/\wr_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.790        */0.482         register_file/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.791        */0.485         register_file/\rddata_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.791        */0.478         async_fifo/dut4/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.793        */0.503         uart_RX/dut3/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.794        */0.483         register_file/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.794        */0.482         async_fifo/dut2/\fifo_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.689  */98.795        */0.483         async_fifo/dut2/\fifo_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.795        */0.503         uart_RX/dut3/\p_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.795        */0.503         uart_RX/dut3/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.796        */0.483         async_fifo/dut2/\fifo_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.797        */0.483         async_fifo/dut2/\fifo_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.797        */0.482         async_fifo/dut2/\fifo_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.619  */98.797        */0.529         q2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.669  */98.798        */0.488         register_file/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.798        */0.484         register_file/rddata_valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.799        */0.484         register_file/\rddata_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.800        */0.482         async_fifo/dut2/\fifo_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.800        */0.480         register_file/\rddata_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.800        */0.481         register_file/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.800        */0.513         uart_RX/dut1/\data_bit_counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.801        */0.483         register_file/\rddata_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.801        */0.513         uart_RX/dut3/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.802        */0.481         register_file/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.682  */98.802        */0.483         register_file/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.802        */0.492         register_file/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.802        */0.484         register_file/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.803        */0.481         register_file/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.803        */0.484         register_file/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.803        */0.479         async_fifo/dut2/\fifo_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.804        */0.503         uart_RX/dut3/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.672  */98.804        */0.505         uart_RX/dut0/\sampled_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.804        */0.481         register_file/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.804        */0.491         register_file/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.804        */0.481         async_fifo/dut2/\fifo_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.804        */0.481         register_file/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.804        */0.481         register_file/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.804        */0.484         register_file/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.805        */0.482         async_fifo/dut2/\fifo_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.805        */0.481         register_file/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.805        */0.502         uart_RX/dut3/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.805        */0.491         register_file/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.806        */0.481         async_fifo/dut2/\fifo_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.806        */0.483         register_file/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.806        */0.483         register_file/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.806        */0.482         async_fifo/dut2/\fifo_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.807        */0.481         async_fifo/dut2/\fifo_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.807        */0.481         async_fifo/dut2/\fifo_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.666  */98.807        */0.512         uart_RX/dut0/\sampled_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.807        */0.481         async_fifo/dut2/\fifo_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.807        */0.480         register_file/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.808        */0.483         register_file/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.808        */0.481         async_fifo/dut2/\fifo_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.808        */0.483         register_file/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.808        */0.491         register_file/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.808        */0.481         async_fifo/dut2/\fifo_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.809        */0.480         register_file/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.809        */0.482         async_fifo/dut2/\fifo_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.809        */0.481         async_fifo/dut2/\fifo_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.809        */0.483         register_file/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.809        */0.481         async_fifo/dut2/\fifo_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.809        */0.481         async_fifo/dut2/\fifo_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.809        */0.479         register_file/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.809        */0.481         async_fifo/dut2/\fifo_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */98.810        */0.490         register_file/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.810        */0.481         async_fifo/dut2/\fifo_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.810        */0.481         async_fifo/dut2/\fifo_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.810        */0.481         async_fifo/dut2/\fifo_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.690  */98.810        */0.482         register_file/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.810        */0.480         register_file/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.810        */0.481         async_fifo/dut2/\fifo_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.810        */0.481         async_fifo/dut2/\fifo_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.810        */0.480         async_fifo/dut2/\fifo_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.691  */98.810        */0.482         async_fifo/dut2/\fifo_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.810        */0.481         async_fifo/dut2/\fifo_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.811        */0.483         register_file/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.811        */0.481         register_file/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.811        */0.481         async_fifo/dut2/\fifo_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.811        */0.481         async_fifo/dut2/\fifo_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.811        */0.481         async_fifo/dut2/\fifo_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.811        */0.480         register_file/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.811        */0.481         async_fifo/dut2/\fifo_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.811        */0.481         async_fifo/dut2/\fifo_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.811        */0.480         register_file/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.629  */98.811        */0.527         UART_tx/uut1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.811        */0.480         async_fifo/dut2/\fifo_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.811        */0.483         register_file/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.811        */0.483         register_file/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.811        */0.481         async_fifo/dut2/\fifo_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.811        */0.481         async_fifo/dut2/\fifo_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.812        */0.480         async_fifo/dut2/\fifo_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.812        */0.480         async_fifo/dut2/\fifo_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.812        */0.481         register_file/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.812        */0.480         register_file/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.812        */0.481         async_fifo/dut2/\fifo_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.812        */0.481         async_fifo/dut2/\fifo_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.812        */0.480         async_fifo/dut2/\fifo_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.812        */0.481         async_fifo/dut2/\fifo_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.812        */0.481         async_fifo/dut2/\fifo_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.812        */0.481         async_fifo/dut2/\fifo_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.812        */0.481         async_fifo/dut2/\fifo_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.812        */0.483         register_file/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.812        */0.479         register_file/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.812        */0.480         register_file/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.812        */0.481         async_fifo/dut2/\fifo_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.812        */0.481         async_fifo/dut2/\fifo_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.813        */0.481         async_fifo/dut2/\fifo_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.813        */0.483         register_file/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.813        */0.480         register_file/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.813        */0.481         async_fifo/dut2/\fifo_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.813        */0.480         async_fifo/dut2/\fifo_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.813        */0.481         register_file/\rddata_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.813        */0.480         register_file/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.813        */0.481         register_file/\rddata_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.813        */0.480         register_file/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.813        */0.481         async_fifo/dut2/\fifo_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.813        */0.482         register_file/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.813        */0.479         register_file/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.813        */0.480         async_fifo/dut2/\fifo_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.813        */0.480         async_fifo/dut2/\fifo_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.813        */0.480         async_fifo/dut2/\fifo_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.813        */0.480         register_file/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.813        */0.481         async_fifo/dut2/\fifo_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.813        */0.482         register_file/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.813        */0.480         async_fifo/dut2/\fifo_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.814        */0.480         async_fifo/dut2/\fifo_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.814        */0.480         async_fifo/dut2/\fifo_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.814        */0.480         async_fifo/dut2/\fifo_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.814        */0.481         async_fifo/dut2/\fifo_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.814        */0.482         register_file/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.814        */0.480         async_fifo/dut2/\fifo_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.814        */0.482         register_file/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.814        */0.480         async_fifo/dut2/\fifo_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.814        */0.482         async_fifo/dut2/\fifo_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.814        */0.480         async_fifo/dut2/\fifo_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.814        */0.481         async_fifo/dut2/\fifo_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.814        */0.480         async_fifo/dut2/\fifo_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.814        */0.480         async_fifo/dut2/\fifo_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.814        */0.480         async_fifo/dut2/\fifo_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.814        */0.480         async_fifo/dut2/\fifo_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.814        */0.480         async_fifo/dut2/\fifo_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.814        */0.481         async_fifo/dut2/\fifo_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.814        */0.480         register_file/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.814        */0.482         register_file/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.814        */0.480         async_fifo/dut2/\fifo_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.815        */0.480         async_fifo/dut2/\fifo_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.815        */0.480         async_fifo/dut2/\fifo_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.815        */0.480         async_fifo/dut2/\fifo_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.815        */0.482         register_file/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.815        */0.480         async_fifo/dut2/\fifo_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.815        */0.481         async_fifo/dut2/\fifo_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.815        */0.482         async_fifo/dut2/\fifo_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.815        */0.480         async_fifo/dut2/\fifo_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.671  */98.815        */0.489         register_file/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.815        */0.480         async_fifo/dut2/\fifo_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.815        */0.481         async_fifo/dut2/\fifo_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.815        */0.482         register_file/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.815        */0.480         async_fifo/dut2/\fifo_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.816        */0.480         register_file/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.816        */0.481         async_fifo/dut2/\fifo_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.816        */0.480         async_fifo/dut2/\fifo_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.816        */0.480         async_fifo/dut2/\fifo_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.816        */0.480         async_fifo/dut2/\fifo_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.816        */0.481         async_fifo/dut2/\fifo_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.816        */0.479         register_file/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.816        */0.480         async_fifo/dut2/\fifo_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.816        */0.481         async_fifo/dut2/\fifo_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.817        */0.481         async_fifo/dut2/\fifo_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.817        */0.478         async_fifo/dut4/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.817        */0.482         register_file/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.817        */0.480         async_fifo/dut2/\fifo_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.817        */0.480         async_fifo/dut2/\fifo_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.817        */0.482         register_file/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.817        */0.477         async_fifo/dut2/\fifo_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.817        */0.480         async_fifo/dut2/\fifo_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.817        */0.480         async_fifo/dut2/\fifo_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.817        */0.480         async_fifo/dut2/\fifo_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.817        */0.480         async_fifo/dut2/\fifo_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.817        */0.481         async_fifo/dut2/\fifo_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.818        */0.480         async_fifo/dut2/\fifo_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.818        */0.479         register_file/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.818        */0.479         register_file/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.818        */0.479         register_file/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.818        */0.480         async_fifo/dut2/\fifo_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.818        */0.480         async_fifo/dut2/\fifo_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.818        */0.480         async_fifo/dut2/\fifo_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.818        */0.482         register_file/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.818        */0.478         register_file/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.819        */0.482         register_file/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.819        */0.480         async_fifo/dut2/\fifo_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.718  */98.819        */0.481         register_file/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.709  */98.819        */0.480         async_fifo/dut2/\fifo_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.819        */0.482         register_file/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.819        */0.480         async_fifo/dut2/\fifo_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.819        */0.480         async_fifo/dut2/\fifo_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.819        */0.480         async_fifo/dut2/\fifo_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.819        */0.481         async_fifo/dut2/\fifo_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.697  */98.819        */0.481         register_file/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.820        */0.480         async_fifo/dut2/\fifo_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.820        */0.478         async_fifo/dut4/\q2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.820        */0.480         async_fifo/dut2/\fifo_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.821        */0.494         UART_tx/uut1/\parallel_data_reg_reg[3] /SI    1
@(R)->SCAN_CLK(R)	100.974  98.821/*        0.312/*         uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.821        */0.479         async_fifo/dut2/\fifo_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.821        */0.479         register_file/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.821        */0.478         data_sync/dut1/\enable_sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.821        */0.480         async_fifo/dut2/\fifo_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.821        */0.480         async_fifo/dut2/\fifo_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.711  */98.821        */0.482         register_file/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.821        */0.493         UART_tx/uut1/\parallel_data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.821        */0.479         async_fifo/dut2/\fifo_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.821        */0.479         async_fifo/dut2/\fifo_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.821        */0.479         async_fifo/dut2/\fifo_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.694  */98.821        */0.481         register_file/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.821        */0.479         register_file/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.822        */0.493         UART_tx/uut1/\parallel_data_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.702  */98.822        */0.481         async_fifo/dut2/\fifo_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.822        */0.493         UART_tx/uut1/\parallel_data_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.823        */0.493         UART_tx/uut1/\parallel_data_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.668  */98.823        */0.510         uart_RX/dut1/\edge_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.823        */0.493         UART_tx/uut2/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.823        */0.481         async_fifo/dut2/\fifo_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.823        */0.483         register_file/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.823        */0.479         async_fifo/dut2/\fifo_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.823        */0.480         async_fifo/dut2/\fifo_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.659  */98.823        */0.493         async_fifo/dut5/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.824        */0.479         register_file/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.824        */0.493         UART_tx/uut1/\parallel_data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.824        */0.477         async_fifo/dut4/\q2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.824        */0.480         async_fifo/dut2/\fifo_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.825        */0.481         async_fifo/dut2/\fifo_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.825        */0.493         async_fifo/dut5/\q2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.826        */0.480         async_fifo/dut2/\fifo_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.826        */0.493         async_fifo/dut5/\q2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.664  */98.826        */0.493         UART_tx/uut1/\parallel_data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.700  */98.826        */0.483         register_file/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.660  */98.826        */0.493         async_fifo/dut5/\q2_reg[2] /SI    1
@(R)->SCAN_CLK(R)	100.980  98.826/*        0.306/*         uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.826        */0.479         async_fifo/dut2/\fifo_reg[10][4] /SI    1
@(R)->SCAN_CLK(R)	100.980  98.827/*        0.306/*         uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.827        */0.479         register_file/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.674  */98.828        */0.487         register_file/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.828        */0.477         async_fifo/dut4/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */98.829        */0.492         q1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.829        */0.480         register_file/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.830        */0.476         data_sync/dut3/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.696  */98.830        */0.481         register_file/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.830        */0.498         register_file/\reg_file_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.830        */0.476         async_fifo/dut4/\q2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.830        */0.473         ref_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.833        */0.363         async_fifo/dut4/\q1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.801  */98.834        */0.485         uart_clk_rst_sync/\syn_rst_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.835        */0.475         async_fifo/dut4/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.797  */98.836        */0.490         uart_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.836        */0.491         async_fifo/dut5/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.836        */0.475         async_fifo/dut4/\q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.836        */0.475         async_fifo/dut4/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.839        */0.477         ref_clk_rst_sync/\syn_rst_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.839        */0.475         data_sync/dut2/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.840        */0.490         async_fifo/dut5/\q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.840        */0.491         async_fifo/dut5/\q2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.842        */0.490         async_fifo/dut5/\q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.843        */0.480         register_file/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.844        */0.486         register_file/\reg_file_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.704  */98.844        */0.481         register_file/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.703  */98.846        */0.481         register_file/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.663  */98.846        */0.490         async_fifo/dut5/\q1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.846        */0.505         uart_RX/dut1/\data_bit_counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.847        */0.479         register_file/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.710  */98.853        */0.482         register_file/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.668  */98.855        */0.488         UART_tx/uut1/\parallel_data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.662  */98.859        */0.488         pulse_gen/q_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.688  */98.869        */0.455         register_file/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.874        */0.484         async_fifo/dut4/\q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.755  */98.893        */0.439         register_file/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.896        */0.463         register_file/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.897        */0.427         register_file/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.902        */0.519         tx_div/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.910        */0.478         data_sync/dut1/\enable_sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.918        */0.408         q2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.920        */0.425         register_file/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.930        */0.441         register_file/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.935        */0.443         register_file/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.938        */0.474         ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.940        */0.441         register_file/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.943        */0.489         sys_ctrl/\address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.943        */0.382         async_fifo/dut5/\q2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.906  */98.944        */0.381         uart_clk_rst_sync/\syn_rst_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.949        */0.382         async_fifo/dut5/\q2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.908  */98.949        */0.378         uart_clk_rst_sync/\syn_rst_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.949        */0.382         async_fifo/dut5/\q2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.950        */0.382         async_fifo/dut5/\q2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.952        */0.488         sys_ctrl/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.772  */98.955        */0.381         async_fifo/dut5/\q2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.757  */98.958        */0.443         register_file/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.972        */0.438         register_file/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.972        */0.442         register_file/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.761  */99.003        */0.433         register_file/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */99.011        */0.526         rx_div/\counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.902  99.164/*        0.358/*         rx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.164/*        0.358/*         rx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.164/*        0.358/*         rx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.164/*        0.358/*         rx_div/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.165/*        0.358/*         rx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.165/*        0.358/*         rx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.165/*        0.358/*         rx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.902  99.165/*        0.358/*         rx_div/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.202/*        0.349/*         tx_div/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.203/*        0.349/*         tx_div/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.204/*        0.349/*         tx_div/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.205/*        0.349/*         tx_div/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.205/*        0.349/*         tx_div/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.205/*        0.349/*         tx_div/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.206/*        0.349/*         tx_div/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.937  99.209/*        0.349/*         tx_div/\counter_reg[0] /RN    1
UART_RX_CLK(R)->UART_TX_CLK(R)	217.664  212.910/*       54.200/*        start_glitch    1
UART_RX_CLK(R)->UART_TX_CLK(R)	217.664  */214.381       */54.200        stop_error    1
UART_RX_CLK(R)->UART_TX_CLK(R)	217.664  */214.750       */54.200        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8618.664 */8614.871      */54.200        tx_out    1
