// Seed: 4214062974
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    output wire id_4,
    input wor id_5,
    output wor id_6,
    output supply0 id_7,
    output wire id_8,
    input tri id_9,
    input tri0 id_10
    , id_23,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    input tri id_17,
    input supply0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wire id_21
);
  always force id_8 = -1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output logic id_6,
    output uwire id_7,
    output uwire id_8,
    input  tri0  id_9,
    input  tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    output wand  id_14,
    output tri0  id_15,
    input  tri1  id_16,
    input  wand  id_17,
    input  wire  id_18,
    output uwire id_19,
    input  uwire id_20,
    input  wor   id_21,
    output logic id_22,
    output tri0  id_23
);
  initial begin : LABEL_0
    id_22 <= 1'b0 ** id_21;
    id_6  <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_19,
      id_16,
      id_14,
      id_23,
      id_8,
      id_9,
      id_2,
      id_0,
      id_21,
      id_11,
      id_1,
      id_18,
      id_18,
      id_4,
      id_18,
      id_5,
      id_17,
      id_18
  );
endmodule
