
usb_led_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec44  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  0800ee44  0800ee44  0001ee44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f414  0800f414  000202a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f414  0800f414  0001f414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f41c  0800f41c  000202a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f41c  0800f41c  0001f41c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f420  0800f420  0001f420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800f424  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000160  0800f584  00020160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000200  0800f624  00020200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000071cc  200002a0  0800f6c4  000202a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000746c  0800f6c4  0002746c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000202ce  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002e635  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005dfa  00000000  00000000  0004e946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002340  00000000  00000000  00054740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001b30  00000000  00000000  00056a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0000a7ac  00000000  00000000  000585b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002a6f9  00000000  00000000  00062d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011734e  00000000  00000000  0008d455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00009788  00000000  00000000  001a47a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007c  00000000  00000000  001adf2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002a0 	.word	0x200002a0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ee2c 	.word	0x0800ee2c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002a4 	.word	0x200002a4
 800023c:	0800ee2c 	.word	0x0800ee2c

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	200002bc 	.word	0x200002bc

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b970 	b.w	80005cc <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9e08      	ldr	r6, [sp, #32]
 800030a:	460d      	mov	r5, r1
 800030c:	4604      	mov	r4, r0
 800030e:	460f      	mov	r7, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14a      	bne.n	80003aa <__udivmoddi4+0xa6>
 8000314:	428a      	cmp	r2, r1
 8000316:	4694      	mov	ip, r2
 8000318:	d965      	bls.n	80003e6 <__udivmoddi4+0xe2>
 800031a:	fab2 f382 	clz	r3, r2
 800031e:	b143      	cbz	r3, 8000332 <__udivmoddi4+0x2e>
 8000320:	fa02 fc03 	lsl.w	ip, r2, r3
 8000324:	f1c3 0220 	rsb	r2, r3, #32
 8000328:	409f      	lsls	r7, r3
 800032a:	fa20 f202 	lsr.w	r2, r0, r2
 800032e:	4317      	orrs	r7, r2
 8000330:	409c      	lsls	r4, r3
 8000332:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000336:	fa1f f58c 	uxth.w	r5, ip
 800033a:	fbb7 f1fe 	udiv	r1, r7, lr
 800033e:	0c22      	lsrs	r2, r4, #16
 8000340:	fb0e 7711 	mls	r7, lr, r1, r7
 8000344:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000348:	fb01 f005 	mul.w	r0, r1, r5
 800034c:	4290      	cmp	r0, r2
 800034e:	d90a      	bls.n	8000366 <__udivmoddi4+0x62>
 8000350:	eb1c 0202 	adds.w	r2, ip, r2
 8000354:	f101 37ff 	add.w	r7, r1, #4294967295
 8000358:	f080 811c 	bcs.w	8000594 <__udivmoddi4+0x290>
 800035c:	4290      	cmp	r0, r2
 800035e:	f240 8119 	bls.w	8000594 <__udivmoddi4+0x290>
 8000362:	3902      	subs	r1, #2
 8000364:	4462      	add	r2, ip
 8000366:	1a12      	subs	r2, r2, r0
 8000368:	b2a4      	uxth	r4, r4
 800036a:	fbb2 f0fe 	udiv	r0, r2, lr
 800036e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000372:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000376:	fb00 f505 	mul.w	r5, r0, r5
 800037a:	42a5      	cmp	r5, r4
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x90>
 800037e:	eb1c 0404 	adds.w	r4, ip, r4
 8000382:	f100 32ff 	add.w	r2, r0, #4294967295
 8000386:	f080 8107 	bcs.w	8000598 <__udivmoddi4+0x294>
 800038a:	42a5      	cmp	r5, r4
 800038c:	f240 8104 	bls.w	8000598 <__udivmoddi4+0x294>
 8000390:	4464      	add	r4, ip
 8000392:	3802      	subs	r0, #2
 8000394:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	2100      	movs	r1, #0
 800039c:	b11e      	cbz	r6, 80003a6 <__udivmoddi4+0xa2>
 800039e:	40dc      	lsrs	r4, r3
 80003a0:	2300      	movs	r3, #0
 80003a2:	e9c6 4300 	strd	r4, r3, [r6]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0xbc>
 80003ae:	2e00      	cmp	r6, #0
 80003b0:	f000 80ed 	beq.w	800058e <__udivmoddi4+0x28a>
 80003b4:	2100      	movs	r1, #0
 80003b6:	e9c6 0500 	strd	r0, r5, [r6]
 80003ba:	4608      	mov	r0, r1
 80003bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c0:	fab3 f183 	clz	r1, r3
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d149      	bne.n	800045c <__udivmoddi4+0x158>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d302      	bcc.n	80003d2 <__udivmoddi4+0xce>
 80003cc:	4282      	cmp	r2, r0
 80003ce:	f200 80f8 	bhi.w	80005c2 <__udivmoddi4+0x2be>
 80003d2:	1a84      	subs	r4, r0, r2
 80003d4:	eb65 0203 	sbc.w	r2, r5, r3
 80003d8:	2001      	movs	r0, #1
 80003da:	4617      	mov	r7, r2
 80003dc:	2e00      	cmp	r6, #0
 80003de:	d0e2      	beq.n	80003a6 <__udivmoddi4+0xa2>
 80003e0:	e9c6 4700 	strd	r4, r7, [r6]
 80003e4:	e7df      	b.n	80003a6 <__udivmoddi4+0xa2>
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xe6>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f382 	clz	r3, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x210>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fa:	fa1f fe8c 	uxth.w	lr, ip
 80003fe:	2101      	movs	r1, #1
 8000400:	fbb2 f5f7 	udiv	r5, r2, r7
 8000404:	fb07 2015 	mls	r0, r7, r5, r2
 8000408:	0c22      	lsrs	r2, r4, #16
 800040a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040e:	fb0e f005 	mul.w	r0, lr, r5
 8000412:	4290      	cmp	r0, r2
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x124>
 8000416:	eb1c 0202 	adds.w	r2, ip, r2
 800041a:	f105 38ff 	add.w	r8, r5, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x122>
 8000420:	4290      	cmp	r0, r2
 8000422:	f200 80cb 	bhi.w	80005bc <__udivmoddi4+0x2b8>
 8000426:	4645      	mov	r5, r8
 8000428:	1a12      	subs	r2, r2, r0
 800042a:	b2a4      	uxth	r4, r4
 800042c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000430:	fb07 2210 	mls	r2, r7, r0, r2
 8000434:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000438:	fb0e fe00 	mul.w	lr, lr, r0
 800043c:	45a6      	cmp	lr, r4
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x14e>
 8000440:	eb1c 0404 	adds.w	r4, ip, r4
 8000444:	f100 32ff 	add.w	r2, r0, #4294967295
 8000448:	d202      	bcs.n	8000450 <__udivmoddi4+0x14c>
 800044a:	45a6      	cmp	lr, r4
 800044c:	f200 80bb 	bhi.w	80005c6 <__udivmoddi4+0x2c2>
 8000450:	4610      	mov	r0, r2
 8000452:	eba4 040e 	sub.w	r4, r4, lr
 8000456:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045a:	e79f      	b.n	800039c <__udivmoddi4+0x98>
 800045c:	f1c1 0720 	rsb	r7, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 fc07 	lsr.w	ip, r2, r7
 8000466:	ea4c 0c03 	orr.w	ip, ip, r3
 800046a:	fa05 f401 	lsl.w	r4, r5, r1
 800046e:	fa20 f307 	lsr.w	r3, r0, r7
 8000472:	40fd      	lsrs	r5, r7
 8000474:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fbb5 f8f9 	udiv	r8, r5, r9
 800047e:	fa1f fe8c 	uxth.w	lr, ip
 8000482:	fb09 5518 	mls	r5, r9, r8, r5
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800048c:	fb08 f50e 	mul.w	r5, r8, lr
 8000490:	42a5      	cmp	r5, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	fa00 f001 	lsl.w	r0, r0, r1
 800049a:	d90b      	bls.n	80004b4 <__udivmoddi4+0x1b0>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a4:	f080 8088 	bcs.w	80005b8 <__udivmoddi4+0x2b4>
 80004a8:	42a5      	cmp	r5, r4
 80004aa:	f240 8085 	bls.w	80005b8 <__udivmoddi4+0x2b4>
 80004ae:	f1a8 0802 	sub.w	r8, r8, #2
 80004b2:	4464      	add	r4, ip
 80004b4:	1b64      	subs	r4, r4, r5
 80004b6:	b29d      	uxth	r5, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c4:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c8:	45a6      	cmp	lr, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1da>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d4:	d26c      	bcs.n	80005b0 <__udivmoddi4+0x2ac>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	d96a      	bls.n	80005b0 <__udivmoddi4+0x2ac>
 80004da:	3b02      	subs	r3, #2
 80004dc:	4464      	add	r4, ip
 80004de:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e2:	fba3 9502 	umull	r9, r5, r3, r2
 80004e6:	eba4 040e 	sub.w	r4, r4, lr
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	46c8      	mov	r8, r9
 80004ee:	46ae      	mov	lr, r5
 80004f0:	d356      	bcc.n	80005a0 <__udivmoddi4+0x29c>
 80004f2:	d053      	beq.n	800059c <__udivmoddi4+0x298>
 80004f4:	b156      	cbz	r6, 800050c <__udivmoddi4+0x208>
 80004f6:	ebb0 0208 	subs.w	r2, r0, r8
 80004fa:	eb64 040e 	sbc.w	r4, r4, lr
 80004fe:	fa04 f707 	lsl.w	r7, r4, r7
 8000502:	40ca      	lsrs	r2, r1
 8000504:	40cc      	lsrs	r4, r1
 8000506:	4317      	orrs	r7, r2
 8000508:	e9c6 7400 	strd	r7, r4, [r6]
 800050c:	4618      	mov	r0, r3
 800050e:	2100      	movs	r1, #0
 8000510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000514:	f1c3 0120 	rsb	r1, r3, #32
 8000518:	fa02 fc03 	lsl.w	ip, r2, r3
 800051c:	fa20 f201 	lsr.w	r2, r0, r1
 8000520:	fa25 f101 	lsr.w	r1, r5, r1
 8000524:	409d      	lsls	r5, r3
 8000526:	432a      	orrs	r2, r5
 8000528:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800052c:	fa1f fe8c 	uxth.w	lr, ip
 8000530:	fbb1 f0f7 	udiv	r0, r1, r7
 8000534:	fb07 1510 	mls	r5, r7, r0, r1
 8000538:	0c11      	lsrs	r1, r2, #16
 800053a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053e:	fb00 f50e 	mul.w	r5, r0, lr
 8000542:	428d      	cmp	r5, r1
 8000544:	fa04 f403 	lsl.w	r4, r4, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x258>
 800054a:	eb1c 0101 	adds.w	r1, ip, r1
 800054e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000552:	d22f      	bcs.n	80005b4 <__udivmoddi4+0x2b0>
 8000554:	428d      	cmp	r5, r1
 8000556:	d92d      	bls.n	80005b4 <__udivmoddi4+0x2b0>
 8000558:	3802      	subs	r0, #2
 800055a:	4461      	add	r1, ip
 800055c:	1b49      	subs	r1, r1, r5
 800055e:	b292      	uxth	r2, r2
 8000560:	fbb1 f5f7 	udiv	r5, r1, r7
 8000564:	fb07 1115 	mls	r1, r7, r5, r1
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	fb05 f10e 	mul.w	r1, r5, lr
 8000570:	4291      	cmp	r1, r2
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x282>
 8000574:	eb1c 0202 	adds.w	r2, ip, r2
 8000578:	f105 38ff 	add.w	r8, r5, #4294967295
 800057c:	d216      	bcs.n	80005ac <__udivmoddi4+0x2a8>
 800057e:	4291      	cmp	r1, r2
 8000580:	d914      	bls.n	80005ac <__udivmoddi4+0x2a8>
 8000582:	3d02      	subs	r5, #2
 8000584:	4462      	add	r2, ip
 8000586:	1a52      	subs	r2, r2, r1
 8000588:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800058c:	e738      	b.n	8000400 <__udivmoddi4+0xfc>
 800058e:	4631      	mov	r1, r6
 8000590:	4630      	mov	r0, r6
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xa2>
 8000594:	4639      	mov	r1, r7
 8000596:	e6e6      	b.n	8000366 <__udivmoddi4+0x62>
 8000598:	4610      	mov	r0, r2
 800059a:	e6fb      	b.n	8000394 <__udivmoddi4+0x90>
 800059c:	4548      	cmp	r0, r9
 800059e:	d2a9      	bcs.n	80004f4 <__udivmoddi4+0x1f0>
 80005a0:	ebb9 0802 	subs.w	r8, r9, r2
 80005a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a8:	3b01      	subs	r3, #1
 80005aa:	e7a3      	b.n	80004f4 <__udivmoddi4+0x1f0>
 80005ac:	4645      	mov	r5, r8
 80005ae:	e7ea      	b.n	8000586 <__udivmoddi4+0x282>
 80005b0:	462b      	mov	r3, r5
 80005b2:	e794      	b.n	80004de <__udivmoddi4+0x1da>
 80005b4:	4640      	mov	r0, r8
 80005b6:	e7d1      	b.n	800055c <__udivmoddi4+0x258>
 80005b8:	46d0      	mov	r8, sl
 80005ba:	e77b      	b.n	80004b4 <__udivmoddi4+0x1b0>
 80005bc:	3d02      	subs	r5, #2
 80005be:	4462      	add	r2, ip
 80005c0:	e732      	b.n	8000428 <__udivmoddi4+0x124>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e70a      	b.n	80003dc <__udivmoddi4+0xd8>
 80005c6:	4464      	add	r4, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e742      	b.n	8000452 <__udivmoddi4+0x14e>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80005d6:	4b26      	ldr	r3, [pc, #152]	; (8000670 <_DoInit+0xa0>)
 80005d8:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80005da:	22a8      	movs	r2, #168	; 0xa8
 80005dc:	2100      	movs	r1, #0
 80005de:	6838      	ldr	r0, [r7, #0]
 80005e0:	f00e fb30 	bl	800ec44 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	2203      	movs	r2, #3
 80005e8:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	2203      	movs	r2, #3
 80005ee:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	4a20      	ldr	r2, [pc, #128]	; (8000674 <_DoInit+0xa4>)
 80005f4:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	4a1f      	ldr	r2, [pc, #124]	; (8000678 <_DoInit+0xa8>)
 80005fa:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000602:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	2200      	movs	r2, #0
 8000608:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	2200      	movs	r2, #0
 800060e:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	2200      	movs	r2, #0
 8000614:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	4a16      	ldr	r2, [pc, #88]	; (8000674 <_DoInit+0xa4>)
 800061a:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	4a17      	ldr	r2, [pc, #92]	; (800067c <_DoInit+0xac>)
 8000620:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	2210      	movs	r2, #16
 8000626:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	2200      	movs	r2, #0
 800062c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	2200      	movs	r2, #0
 8000632:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	2200      	movs	r2, #0
 8000638:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800063a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800063e:	2300      	movs	r3, #0
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	e00c      	b.n	800065e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f1c3 030f 	rsb	r3, r3, #15
 800064a:	4a0d      	ldr	r2, [pc, #52]	; (8000680 <_DoInit+0xb0>)
 800064c:	5cd1      	ldrb	r1, [r2, r3]
 800064e:	683a      	ldr	r2, [r7, #0]
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4413      	add	r3, r2
 8000654:	460a      	mov	r2, r1
 8000656:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	3301      	adds	r3, #1
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	2b0f      	cmp	r3, #15
 8000662:	d9ef      	bls.n	8000644 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000664:	f3bf 8f5f 	dmb	sy
}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200002bc 	.word	0x200002bc
 8000674:	0800ee44 	.word	0x0800ee44
 8000678:	20000364 	.word	0x20000364
 800067c:	20000764 	.word	0x20000764
 8000680:	0800ef64 	.word	0x0800ef64

08000684 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b08c      	sub	sp, #48	; 0x30
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8000690:	4b3e      	ldr	r3, [pc, #248]	; (800078c <SEGGER_RTT_ReadNoLock+0x108>)
 8000692:	623b      	str	r3, [r7, #32]
 8000694:	6a3b      	ldr	r3, [r7, #32]
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2b00      	cmp	r3, #0
 800069c:	d101      	bne.n	80006a2 <SEGGER_RTT_ReadNoLock+0x1e>
 800069e:	f7ff ff97 	bl	80005d0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80006a2:	68fa      	ldr	r2, [r7, #12]
 80006a4:	4613      	mov	r3, r2
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	4413      	add	r3, r2
 80006aa:	00db      	lsls	r3, r3, #3
 80006ac:	3360      	adds	r3, #96	; 0x60
 80006ae:	4a37      	ldr	r2, [pc, #220]	; (800078c <SEGGER_RTT_ReadNoLock+0x108>)
 80006b0:	4413      	add	r3, r2
 80006b2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	691b      	ldr	r3, [r3, #16]
 80006bc:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	68db      	ldr	r3, [r3, #12]
 80006c2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80006c4:	2300      	movs	r3, #0
 80006c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80006c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	d92b      	bls.n	8000728 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	689a      	ldr	r2, [r3, #8]
 80006d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006d6:	1ad3      	subs	r3, r2, r3
 80006d8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80006da:	697a      	ldr	r2, [r7, #20]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4293      	cmp	r3, r2
 80006e0:	bf28      	it	cs
 80006e2:	4613      	movcs	r3, r2
 80006e4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	685a      	ldr	r2, [r3, #4]
 80006ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006ec:	4413      	add	r3, r2
 80006ee:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80006f0:	697a      	ldr	r2, [r7, #20]
 80006f2:	6939      	ldr	r1, [r7, #16]
 80006f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80006f6:	f00e fb3f 	bl	800ed78 <memcpy>
    NumBytesRead += NumBytesRem;
 80006fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	4413      	add	r3, r2
 8000700:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8000702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	4413      	add	r3, r2
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800070a:	687a      	ldr	r2, [r7, #4]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8000712:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	4413      	add	r3, r2
 8000718:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	689b      	ldr	r3, [r3, #8]
 800071e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000720:	429a      	cmp	r2, r3
 8000722:	d101      	bne.n	8000728 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8000724:	2300      	movs	r3, #0
 8000726:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8000728:	69ba      	ldr	r2, [r7, #24]
 800072a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800072c:	1ad3      	subs	r3, r2, r3
 800072e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8000730:	697a      	ldr	r2, [r7, #20]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4293      	cmp	r3, r2
 8000736:	bf28      	it	cs
 8000738:	4613      	movcs	r3, r2
 800073a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d019      	beq.n	8000776 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8000742:	69fb      	ldr	r3, [r7, #28]
 8000744:	685a      	ldr	r2, [r3, #4]
 8000746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000748:	4413      	add	r3, r2
 800074a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800074c:	697a      	ldr	r2, [r7, #20]
 800074e:	6939      	ldr	r1, [r7, #16]
 8000750:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000752:	f00e fb11 	bl	800ed78 <memcpy>
    NumBytesRead += NumBytesRem;
 8000756:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	4413      	add	r3, r2
 800075c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800075e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	4413      	add	r3, r2
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	1ad3      	subs	r3, r2, r3
 800076c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800076e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	4413      	add	r3, r2
 8000774:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8000776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000778:	2b00      	cmp	r3, #0
 800077a:	d002      	beq.n	8000782 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000780:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8000782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000784:	4618      	mov	r0, r3
 8000786:	3730      	adds	r7, #48	; 0x30
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	200002bc 	.word	0x200002bc

08000790 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
 800079c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800079e:	4b3d      	ldr	r3, [pc, #244]	; (8000894 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007a0:	61bb      	str	r3, [r7, #24]
 80007a2:	69bb      	ldr	r3, [r7, #24]
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <SEGGER_RTT_AllocUpBuffer+0x20>
 80007ac:	f7ff ff10 	bl	80005d0 <_DoInit>
  SEGGER_RTT_LOCK();
 80007b0:	f3ef 8311 	mrs	r3, BASEPRI
 80007b4:	f04f 0120 	mov.w	r1, #32
 80007b8:	f381 8811 	msr	BASEPRI, r1
 80007bc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80007be:	4b35      	ldr	r3, [pc, #212]	; (8000894 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80007c0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80007c6:	6939      	ldr	r1, [r7, #16]
 80007c8:	69fb      	ldr	r3, [r7, #28]
 80007ca:	1c5a      	adds	r2, r3, #1
 80007cc:	4613      	mov	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	440b      	add	r3, r1
 80007d6:	3304      	adds	r3, #4
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d008      	beq.n	80007f0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	3301      	adds	r3, #1
 80007e2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	691b      	ldr	r3, [r3, #16]
 80007e8:	69fa      	ldr	r2, [r7, #28]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	dbeb      	blt.n	80007c6 <SEGGER_RTT_AllocUpBuffer+0x36>
 80007ee:	e000      	b.n	80007f2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80007f0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	691b      	ldr	r3, [r3, #16]
 80007f6:	69fa      	ldr	r2, [r7, #28]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	da3f      	bge.n	800087c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80007fc:	6939      	ldr	r1, [r7, #16]
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	4613      	mov	r3, r2
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	440b      	add	r3, r1
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8000810:	6939      	ldr	r1, [r7, #16]
 8000812:	69fb      	ldr	r3, [r7, #28]
 8000814:	1c5a      	adds	r2, r3, #1
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	440b      	add	r3, r1
 8000820:	3304      	adds	r3, #4
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8000826:	6939      	ldr	r1, [r7, #16]
 8000828:	69fa      	ldr	r2, [r7, #28]
 800082a:	4613      	mov	r3, r2
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	00db      	lsls	r3, r3, #3
 8000832:	440b      	add	r3, r1
 8000834:	3320      	adds	r3, #32
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800083a:	6939      	ldr	r1, [r7, #16]
 800083c:	69fa      	ldr	r2, [r7, #28]
 800083e:	4613      	mov	r3, r2
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	4413      	add	r3, r2
 8000844:	00db      	lsls	r3, r3, #3
 8000846:	440b      	add	r3, r1
 8000848:	3328      	adds	r3, #40	; 0x28
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800084e:	6939      	ldr	r1, [r7, #16]
 8000850:	69fa      	ldr	r2, [r7, #28]
 8000852:	4613      	mov	r3, r2
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	4413      	add	r3, r2
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	440b      	add	r3, r1
 800085c:	3324      	adds	r3, #36	; 0x24
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8000862:	6939      	ldr	r1, [r7, #16]
 8000864:	69fa      	ldr	r2, [r7, #28]
 8000866:	4613      	mov	r3, r2
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	4413      	add	r3, r2
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	440b      	add	r3, r1
 8000870:	332c      	adds	r3, #44	; 0x2c
 8000872:	683a      	ldr	r2, [r7, #0]
 8000874:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000876:	f3bf 8f5f 	dmb	sy
 800087a:	e002      	b.n	8000882 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800087c:	f04f 33ff 	mov.w	r3, #4294967295
 8000880:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8000888:	69fb      	ldr	r3, [r7, #28]
}
 800088a:	4618      	mov	r0, r3
 800088c:	3720      	adds	r7, #32
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200002bc 	.word	0x200002bc

08000898 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
 80008a4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80008a6:	4b21      	ldr	r3, [pc, #132]	; (800092c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008a8:	623b      	str	r3, [r7, #32]
 80008aa:	6a3b      	ldr	r3, [r7, #32]
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d101      	bne.n	80008b8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80008b4:	f7ff fe8c 	bl	80005d0 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80008b8:	4b1c      	ldr	r3, [pc, #112]	; (800092c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80008ba:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d82c      	bhi.n	800091c <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80008c2:	f3ef 8311 	mrs	r3, BASEPRI
 80008c6:	f04f 0120 	mov.w	r1, #32
 80008ca:	f381 8811 	msr	BASEPRI, r1
 80008ce:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	4613      	mov	r3, r2
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	4413      	add	r3, r2
 80008d8:	00db      	lsls	r3, r3, #3
 80008da:	3360      	adds	r3, #96	; 0x60
 80008dc:	69fa      	ldr	r2, [r7, #28]
 80008de:	4413      	add	r3, r2
 80008e0:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d00e      	beq.n	8000906 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	68ba      	ldr	r2, [r7, #8]
 80008ec:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	683a      	ldr	r2, [r7, #0]
 80008f8:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800090a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800090c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8000910:	69bb      	ldr	r3, [r7, #24]
 8000912:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	; 0x24
 800091a:	e002      	b.n	8000922 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800091c:	f04f 33ff 	mov.w	r3, #4294967295
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000924:	4618      	mov	r0, r3
 8000926:	3728      	adds	r7, #40	; 0x28
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200002bc 	.word	0x200002bc

08000930 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8000930:	b480      	push	{r7}
 8000932:	b087      	sub	sp, #28
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	1c5a      	adds	r2, r3, #1
 8000944:	60fa      	str	r2, [r7, #12]
 8000946:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b80      	cmp	r3, #128	; 0x80
 800094c:	d90a      	bls.n	8000964 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8000952:	e007      	b.n	8000964 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8000954:	68ba      	ldr	r2, [r7, #8]
 8000956:	1c53      	adds	r3, r2, #1
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	1c59      	adds	r1, r3, #1
 800095e:	60f9      	str	r1, [r7, #12]
 8000960:	7812      	ldrb	r2, [r2, #0]
 8000962:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	1e5a      	subs	r2, r3, #1
 8000968:	607a      	str	r2, [r7, #4]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d003      	beq.n	8000976 <_EncodeStr+0x46>
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1ee      	bne.n	8000954 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	1ad3      	subs	r3, r2, r3
 800097c:	b2da      	uxtb	r2, r3
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	371c      	adds	r7, #28
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3307      	adds	r3, #7
}
 800099c:	4618      	mov	r0, r3
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80009ae:	4b34      	ldr	r3, [pc, #208]	; (8000a80 <_HandleIncomingPacket+0xd8>)
 80009b0:	7e1b      	ldrb	r3, [r3, #24]
 80009b2:	4618      	mov	r0, r3
 80009b4:	1cfb      	adds	r3, r7, #3
 80009b6:	2201      	movs	r2, #1
 80009b8:	4619      	mov	r1, r3
 80009ba:	f7ff fe63 	bl	8000684 <SEGGER_RTT_ReadNoLock>
 80009be:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d057      	beq.n	8000a76 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 80009c6:	78fb      	ldrb	r3, [r7, #3]
 80009c8:	2b80      	cmp	r3, #128	; 0x80
 80009ca:	d031      	beq.n	8000a30 <_HandleIncomingPacket+0x88>
 80009cc:	2b80      	cmp	r3, #128	; 0x80
 80009ce:	dc40      	bgt.n	8000a52 <_HandleIncomingPacket+0xaa>
 80009d0:	2b07      	cmp	r3, #7
 80009d2:	dc15      	bgt.n	8000a00 <_HandleIncomingPacket+0x58>
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dd3c      	ble.n	8000a52 <_HandleIncomingPacket+0xaa>
 80009d8:	3b01      	subs	r3, #1
 80009da:	2b06      	cmp	r3, #6
 80009dc:	d839      	bhi.n	8000a52 <_HandleIncomingPacket+0xaa>
 80009de:	a201      	add	r2, pc, #4	; (adr r2, 80009e4 <_HandleIncomingPacket+0x3c>)
 80009e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e4:	08000a07 	.word	0x08000a07
 80009e8:	08000a0d 	.word	0x08000a0d
 80009ec:	08000a13 	.word	0x08000a13
 80009f0:	08000a19 	.word	0x08000a19
 80009f4:	08000a1f 	.word	0x08000a1f
 80009f8:	08000a25 	.word	0x08000a25
 80009fc:	08000a2b 	.word	0x08000a2b
 8000a00:	2b7f      	cmp	r3, #127	; 0x7f
 8000a02:	d033      	beq.n	8000a6c <_HandleIncomingPacket+0xc4>
 8000a04:	e025      	b.n	8000a52 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8000a06:	f000 fbe3 	bl	80011d0 <SEGGER_SYSVIEW_Start>
      break;
 8000a0a:	e034      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8000a0c:	f000 fc9a 	bl	8001344 <SEGGER_SYSVIEW_Stop>
      break;
 8000a10:	e031      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8000a12:	f000 fe73 	bl	80016fc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8000a16:	e02e      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8000a18:	f000 fe38 	bl	800168c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8000a1c:	e02b      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8000a1e:	f000 fcb7 	bl	8001390 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8000a22:	e028      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8000a24:	f000 ff44 	bl	80018b0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8000a28:	e025      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8000a2a:	f000 ff23 	bl	8001874 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8000a2e:	e022      	b.n	8000a76 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a30:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <_HandleIncomingPacket+0xd8>)
 8000a32:	7e1b      	ldrb	r3, [r3, #24]
 8000a34:	4618      	mov	r0, r3
 8000a36:	1cfb      	adds	r3, r7, #3
 8000a38:	2201      	movs	r2, #1
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	f7ff fe22 	bl	8000684 <SEGGER_RTT_ReadNoLock>
 8000a40:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d013      	beq.n	8000a70 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8000a48:	78fb      	ldrb	r3, [r7, #3]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 fe88 	bl	8001760 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8000a50:	e00e      	b.n	8000a70 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8000a52:	78fb      	ldrb	r3, [r7, #3]
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	da0c      	bge.n	8000a74 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <_HandleIncomingPacket+0xd8>)
 8000a5c:	7e1b      	ldrb	r3, [r3, #24]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	1cfb      	adds	r3, r7, #3
 8000a62:	2201      	movs	r2, #1
 8000a64:	4619      	mov	r1, r3
 8000a66:	f7ff fe0d 	bl	8000684 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8000a6a:	e003      	b.n	8000a74 <_HandleIncomingPacket+0xcc>
      break;
 8000a6c:	bf00      	nop
 8000a6e:	e002      	b.n	8000a76 <_HandleIncomingPacket+0xce>
      break;
 8000a70:	bf00      	nop
 8000a72:	e000      	b.n	8000a76 <_HandleIncomingPacket+0xce>
      break;
 8000a74:	bf00      	nop
    }
  }
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000b7c 	.word	0x20000b7c

08000a84 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08c      	sub	sp, #48	; 0x30
 8000a88:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	3301      	adds	r3, #1
 8000a92:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a98:	4b31      	ldr	r3, [pc, #196]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000a9a:	695b      	ldr	r3, [r3, #20]
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a9e:	e00b      	b.n	8000ab8 <_TrySendOverflowPacket+0x34>
 8000aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aa6:	1c59      	adds	r1, r3, #1
 8000aa8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000aaa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000aae:	b2d2      	uxtb	r2, r2
 8000ab0:	701a      	strb	r2, [r3, #0]
 8000ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ab4:	09db      	lsrs	r3, r3, #7
 8000ab6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aba:	2b7f      	cmp	r3, #127	; 0x7f
 8000abc:	d8f0      	bhi.n	8000aa0 <_TrySendOverflowPacket+0x1c>
 8000abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac0:	1c5a      	adds	r2, r3, #1
 8000ac2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000ac4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ac6:	b2d2      	uxtb	r2, r2
 8000ac8:	701a      	strb	r2, [r3, #0]
 8000aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000acc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000ace:	4b25      	ldr	r3, [pc, #148]	; (8000b64 <_TrySendOverflowPacket+0xe0>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000ad4:	4b22      	ldr	r3, [pc, #136]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	69ba      	ldr	r2, [r7, #24]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	623b      	str	r3, [r7, #32]
 8000ae6:	e00b      	b.n	8000b00 <_TrySendOverflowPacket+0x7c>
 8000ae8:	6a3b      	ldr	r3, [r7, #32]
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aee:	1c59      	adds	r1, r3, #1
 8000af0:	6279      	str	r1, [r7, #36]	; 0x24
 8000af2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000af6:	b2d2      	uxtb	r2, r2
 8000af8:	701a      	strb	r2, [r3, #0]
 8000afa:	6a3b      	ldr	r3, [r7, #32]
 8000afc:	09db      	lsrs	r3, r3, #7
 8000afe:	623b      	str	r3, [r7, #32]
 8000b00:	6a3b      	ldr	r3, [r7, #32]
 8000b02:	2b7f      	cmp	r3, #127	; 0x7f
 8000b04:	d8f0      	bhi.n	8000ae8 <_TrySendOverflowPacket+0x64>
 8000b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b08:	1c5a      	adds	r2, r3, #1
 8000b0a:	627a      	str	r2, [r7, #36]	; 0x24
 8000b0c:	6a3a      	ldr	r2, [r7, #32]
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	701a      	strb	r2, [r3, #0]
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b18:	785b      	ldrb	r3, [r3, #1]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	69fa      	ldr	r2, [r7, #28]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	461a      	mov	r2, r3
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	4619      	mov	r1, r3
 8000b28:	f7ff fb8a 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d009      	beq.n	8000b4a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000b36:	4a0a      	ldr	r2, [pc, #40]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8000b3c:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b46:	701a      	strb	r2, [r3, #0]
 8000b48:	e004      	b.n	8000b54 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8000b4a:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b4c:	695b      	ldr	r3, [r3, #20]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	4a03      	ldr	r2, [pc, #12]	; (8000b60 <_TrySendOverflowPacket+0xdc>)
 8000b52:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8000b54:	693b      	ldr	r3, [r7, #16]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3730      	adds	r7, #48	; 0x30
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000b7c 	.word	0x20000b7c
 8000b64:	e0001004 	.word	0xe0001004

08000b68 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	; 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8000b74:	4b98      	ldr	r3, [pc, #608]	; (8000dd8 <_SendPacket+0x270>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d010      	beq.n	8000b9e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8000b7c:	4b96      	ldr	r3, [pc, #600]	; (8000dd8 <_SendPacket+0x270>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	f000 812d 	beq.w	8000de0 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8000b86:	4b94      	ldr	r3, [pc, #592]	; (8000dd8 <_SendPacket+0x270>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	d109      	bne.n	8000ba2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8000b8e:	f7ff ff79 	bl	8000a84 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8000b92:	4b91      	ldr	r3, [pc, #580]	; (8000dd8 <_SendPacket+0x270>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	f040 8124 	bne.w	8000de4 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8000b9c:	e001      	b.n	8000ba2 <_SendPacket+0x3a>
    goto Send;
 8000b9e:	bf00      	nop
 8000ba0:	e000      	b.n	8000ba4 <_SendPacket+0x3c>
Send:
 8000ba2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2b1f      	cmp	r3, #31
 8000ba8:	d809      	bhi.n	8000bbe <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8000baa:	4b8b      	ldr	r3, [pc, #556]	; (8000dd8 <_SendPacket+0x270>)
 8000bac:	69da      	ldr	r2, [r3, #28]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	f040 8115 	bne.w	8000de8 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b17      	cmp	r3, #23
 8000bc2:	d807      	bhi.n	8000bd4 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	e0c4      	b.n	8000d5e <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8000bd4:	68ba      	ldr	r2, [r7, #8]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8000bdc:	69fb      	ldr	r3, [r7, #28]
 8000bde:	2b7f      	cmp	r3, #127	; 0x7f
 8000be0:	d912      	bls.n	8000c08 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	09da      	lsrs	r2, r3, #7
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3b01      	subs	r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	60fa      	str	r2, [r7, #12]
 8000bfc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	e006      	b.n	8000c16 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2b7e      	cmp	r3, #126	; 0x7e
 8000c1a:	d807      	bhi.n	8000c2c <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	b2da      	uxtb	r2, r3
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	701a      	strb	r2, [r3, #0]
 8000c2a:	e098      	b.n	8000d5e <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000c32:	d212      	bcs.n	8000c5a <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	09da      	lsrs	r2, r3, #7
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	b2d2      	uxtb	r2, r2
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	68fa      	ldr	r2, [r7, #12]
 8000c4a:	3a01      	subs	r2, #1
 8000c4c:	60fa      	str	r2, [r7, #12]
 8000c4e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	701a      	strb	r2, [r3, #0]
 8000c58:	e081      	b.n	8000d5e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000c60:	d21d      	bcs.n	8000c9e <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	0b9a      	lsrs	r2, r3, #14
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	09db      	lsrs	r3, r3, #7
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	3a01      	subs	r2, #1
 8000c7c:	60fa      	str	r2, [r7, #12]
 8000c7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c82:	b2da      	uxtb	r2, r3
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	3a01      	subs	r2, #1
 8000c90:	60fa      	str	r2, [r7, #12]
 8000c92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	701a      	strb	r2, [r3, #0]
 8000c9c:	e05f      	b.n	8000d5e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000ca4:	d228      	bcs.n	8000cf8 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	0d5a      	lsrs	r2, r3, #21
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	3b01      	subs	r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0b9b      	lsrs	r3, r3, #14
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	3a01      	subs	r2, #1
 8000cc0:	60fa      	str	r2, [r7, #12]
 8000cc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	09db      	lsrs	r3, r3, #7
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	60fa      	str	r2, [r7, #12]
 8000cd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	3a01      	subs	r2, #1
 8000cea:	60fa      	str	r2, [r7, #12]
 8000cec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	701a      	strb	r2, [r3, #0]
 8000cf6:	e032      	b.n	8000d5e <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	0f1a      	lsrs	r2, r3, #28
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	0d5b      	lsrs	r3, r3, #21
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	3a01      	subs	r2, #1
 8000d12:	60fa      	str	r2, [r7, #12]
 8000d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	0b9b      	lsrs	r3, r3, #14
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	3a01      	subs	r2, #1
 8000d28:	60fa      	str	r2, [r7, #12]
 8000d2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	09db      	lsrs	r3, r3, #7
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	3a01      	subs	r2, #1
 8000d3e:	60fa      	str	r2, [r7, #12]
 8000d40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	3a01      	subs	r2, #1
 8000d52:	60fa      	str	r2, [r7, #12]
 8000d54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	; (8000ddc <_SendPacket+0x274>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000d64:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <_SendPacket+0x270>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	69ba      	ldr	r2, [r7, #24]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	627b      	str	r3, [r7, #36]	; 0x24
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	623b      	str	r3, [r7, #32]
 8000d76:	e00b      	b.n	8000d90 <_SendPacket+0x228>
 8000d78:	6a3b      	ldr	r3, [r7, #32]
 8000d7a:	b2da      	uxtb	r2, r3
 8000d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7e:	1c59      	adds	r1, r3, #1
 8000d80:	6279      	str	r1, [r7, #36]	; 0x24
 8000d82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	701a      	strb	r2, [r3, #0]
 8000d8a:	6a3b      	ldr	r3, [r7, #32]
 8000d8c:	09db      	lsrs	r3, r3, #7
 8000d8e:	623b      	str	r3, [r7, #32]
 8000d90:	6a3b      	ldr	r3, [r7, #32]
 8000d92:	2b7f      	cmp	r3, #127	; 0x7f
 8000d94:	d8f0      	bhi.n	8000d78 <_SendPacket+0x210>
 8000d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d98:	1c5a      	adds	r2, r3, #1
 8000d9a:	627a      	str	r2, [r7, #36]	; 0x24
 8000d9c:	6a3a      	ldr	r2, [r7, #32]
 8000d9e:	b2d2      	uxtb	r2, r2
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <_SendPacket+0x270>)
 8000da8:	785b      	ldrb	r3, [r3, #1]
 8000daa:	4618      	mov	r0, r3
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	461a      	mov	r2, r3
 8000db4:	68f9      	ldr	r1, [r7, #12]
 8000db6:	f7ff fa43 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000dba:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000dc2:	4a05      	ldr	r2, [pc, #20]	; (8000dd8 <_SendPacket+0x270>)
 8000dc4:	69bb      	ldr	r3, [r7, #24]
 8000dc6:	60d3      	str	r3, [r2, #12]
 8000dc8:	e00f      	b.n	8000dea <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8000dca:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <_SendPacket+0x270>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	4b01      	ldr	r3, [pc, #4]	; (8000dd8 <_SendPacket+0x270>)
 8000dd4:	701a      	strb	r2, [r3, #0]
 8000dd6:	e008      	b.n	8000dea <_SendPacket+0x282>
 8000dd8:	20000b7c 	.word	0x20000b7c
 8000ddc:	e0001004 	.word	0xe0001004
    goto SendDone;
 8000de0:	bf00      	nop
 8000de2:	e002      	b.n	8000dea <_SendPacket+0x282>
      goto SendDone;
 8000de4:	bf00      	nop
 8000de6:	e000      	b.n	8000dea <_SendPacket+0x282>
      goto SendDone;
 8000de8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <_SendPacket+0x2d4>)
 8000dec:	7e1b      	ldrb	r3, [r3, #24]
 8000dee:	4619      	mov	r1, r3
 8000df0:	4a13      	ldr	r2, [pc, #76]	; (8000e40 <_SendPacket+0x2d8>)
 8000df2:	460b      	mov	r3, r1
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	440b      	add	r3, r1
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	336c      	adds	r3, #108	; 0x6c
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <_SendPacket+0x2d4>)
 8000e02:	7e1b      	ldrb	r3, [r3, #24]
 8000e04:	4618      	mov	r0, r3
 8000e06:	490e      	ldr	r1, [pc, #56]	; (8000e40 <_SendPacket+0x2d8>)
 8000e08:	4603      	mov	r3, r0
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4403      	add	r3, r0
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	440b      	add	r3, r1
 8000e12:	3370      	adds	r3, #112	; 0x70
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d00b      	beq.n	8000e32 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8000e1a:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <_SendPacket+0x2d4>)
 8000e1c:	789b      	ldrb	r3, [r3, #2]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d107      	bne.n	8000e32 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <_SendPacket+0x2d4>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8000e28:	f7ff fdbe 	bl	80009a8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <_SendPacket+0x2d4>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8000e32:	bf00      	nop
 8000e34:	3728      	adds	r7, #40	; 0x28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000b7c 	.word	0x20000b7c
 8000e40:	200002bc 	.word	0x200002bc

08000e44 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b0a2      	sub	sp, #136	; 0x88
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 8000e5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e5c:	1c5a      	adds	r2, r3, #1
 8000e5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 8000e66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d01d      	beq.n	8000eaa <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 8000e6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000e72:	2b25      	cmp	r3, #37	; 0x25
 8000e74:	d1f1      	bne.n	8000e5a <_VPrintHost+0x16>
      c = *p;
 8000e76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	1d19      	adds	r1, r3, #4
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	6011      	str	r1, [r2, #0]
 8000e88:	6819      	ldr	r1, [r3, #0]
 8000e8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8000e94:	460a      	mov	r2, r1
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	3388      	adds	r3, #136	; 0x88
 8000e9a:	443b      	add	r3, r7
 8000e9c:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 8000ea0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000ea4:	2b10      	cmp	r3, #16
 8000ea6:	d002      	beq.n	8000eae <_VPrintHost+0x6a>
    c = *p++;
 8000ea8:	e7d7      	b.n	8000e5a <_VPrintHost+0x16>
      break;
 8000eaa:	bf00      	nop
 8000eac:	e000      	b.n	8000eb0 <_VPrintHost+0x6c>
        break;
 8000eae:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8000eb0:	f3ef 8311 	mrs	r3, BASEPRI
 8000eb4:	f04f 0120 	mov.w	r1, #32
 8000eb8:	f381 8811 	msr	BASEPRI, r1
 8000ebc:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ebe:	483f      	ldr	r0, [pc, #252]	; (8000fbc <_VPrintHost+0x178>)
 8000ec0:	f7ff fd66 	bl	8000990 <_PreparePacket>
 8000ec4:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	68f9      	ldr	r1, [r7, #12]
 8000eca:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000ecc:	f7ff fd30 	bl	8000930 <_EncodeStr>
 8000ed0:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 8000ed2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000ed4:	677b      	str	r3, [r7, #116]	; 0x74
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	673b      	str	r3, [r7, #112]	; 0x70
 8000eda:	e00b      	b.n	8000ef4 <_VPrintHost+0xb0>
 8000edc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ee2:	1c59      	adds	r1, r3, #1
 8000ee4:	6779      	str	r1, [r7, #116]	; 0x74
 8000ee6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ef0:	09db      	lsrs	r3, r3, #7
 8000ef2:	673b      	str	r3, [r7, #112]	; 0x70
 8000ef4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ef6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ef8:	d8f0      	bhi.n	8000edc <_VPrintHost+0x98>
 8000efa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000efc:	1c5a      	adds	r2, r3, #1
 8000efe:	677a      	str	r2, [r7, #116]	; 0x74
 8000f00:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	701a      	strb	r2, [r3, #0]
 8000f06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f08:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 8000f0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f12:	66bb      	str	r3, [r7, #104]	; 0x68
 8000f14:	e00b      	b.n	8000f2e <_VPrintHost+0xea>
 8000f16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f1c:	1c59      	adds	r1, r3, #1
 8000f1e:	66f9      	str	r1, [r7, #108]	; 0x6c
 8000f20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f2a:	09db      	lsrs	r3, r3, #7
 8000f2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8000f2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f30:	2b7f      	cmp	r3, #127	; 0x7f
 8000f32:	d8f0      	bhi.n	8000f16 <_VPrintHost+0xd2>
 8000f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000f3a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f42:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8000f4c:	e022      	b.n	8000f94 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 8000f4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f50:	667b      	str	r3, [r7, #100]	; 0x64
 8000f52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	663b      	str	r3, [r7, #96]	; 0x60
 8000f5a:	e00b      	b.n	8000f74 <_VPrintHost+0x130>
 8000f5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f62:	1c59      	adds	r1, r3, #1
 8000f64:	6679      	str	r1, [r7, #100]	; 0x64
 8000f66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	701a      	strb	r2, [r3, #0]
 8000f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f70:	09db      	lsrs	r3, r3, #7
 8000f72:	663b      	str	r3, [r7, #96]	; 0x60
 8000f74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f76:	2b7f      	cmp	r3, #127	; 0x7f
 8000f78:	d8f0      	bhi.n	8000f5c <_VPrintHost+0x118>
 8000f7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f7c:	1c5a      	adds	r2, r3, #1
 8000f7e:	667a      	str	r2, [r7, #100]	; 0x64
 8000f80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	701a      	strb	r2, [r3, #0]
 8000f86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f88:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 8000f8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000f8e:	3304      	adds	r3, #4
 8000f90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8000f94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f98:	1e5a      	subs	r2, r3, #1
 8000f9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d1d5      	bne.n	8000f4e <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8000fa2:	221a      	movs	r2, #26
 8000fa4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000fa6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000fa8:	f7ff fdde 	bl	8000b68 <_SendPacket>
    RECORD_END();
 8000fac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000fae:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3788      	adds	r7, #136	; 0x88
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000bac 	.word	0x20000bac

08000fc0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af02      	add	r7, sp, #8
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fd4:	4917      	ldr	r1, [pc, #92]	; (8001034 <SEGGER_SYSVIEW_Init+0x74>)
 8000fd6:	4818      	ldr	r0, [pc, #96]	; (8001038 <SEGGER_SYSVIEW_Init+0x78>)
 8000fd8:	f7ff fbda 	bl	8000790 <SEGGER_RTT_AllocUpBuffer>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	4b16      	ldr	r3, [pc, #88]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8000fe2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8000fe6:	785a      	ldrb	r2, [r3, #1]
 8000fe8:	4b14      	ldr	r3, [pc, #80]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8000fea:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fec:	4b13      	ldr	r3, [pc, #76]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8000fee:	7e1b      	ldrb	r3, [r3, #24]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2308      	movs	r3, #8
 8000ff8:	4a11      	ldr	r2, [pc, #68]	; (8001040 <SEGGER_SYSVIEW_Init+0x80>)
 8000ffa:	490f      	ldr	r1, [pc, #60]	; (8001038 <SEGGER_SYSVIEW_Init+0x78>)
 8000ffc:	f7ff fc4c 	bl	8000898 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8001006:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <SEGGER_SYSVIEW_Init+0x84>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a0c      	ldr	r2, [pc, #48]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 800100c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8001014:	4a09      	ldr	r2, [pc, #36]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800101a:	4a08      	ldr	r2, [pc, #32]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8001020:	4a06      	ldr	r2, [pc, #24]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8001026:	4b05      	ldr	r3, [pc, #20]	; (800103c <SEGGER_SYSVIEW_Init+0x7c>)
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000774 	.word	0x20000774
 8001038:	0800ee58 	.word	0x0800ee58
 800103c:	20000b7c 	.word	0x20000b7c
 8001040:	20000b74 	.word	0x20000b74
 8001044:	e0001004 	.word	0xe0001004

08001048 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8001050:	4a04      	ldr	r2, [pc, #16]	; (8001064 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6113      	str	r3, [r2, #16]
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000b7c 	.word	0x20000b7c

08001068 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8001070:	f3ef 8311 	mrs	r3, BASEPRI
 8001074:	f04f 0120 	mov.w	r1, #32
 8001078:	f381 8811 	msr	BASEPRI, r1
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4808      	ldr	r0, [pc, #32]	; (80010a0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8001080:	f7ff fc86 	bl	8000990 <_PreparePacket>
 8001084:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	68b8      	ldr	r0, [r7, #8]
 800108c:	f7ff fd6c 	bl	8000b68 <_SendPacket>
  RECORD_END();
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f383 8811 	msr	BASEPRI, r3
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000bac 	.word	0x20000bac

080010a4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80010ae:	f3ef 8311 	mrs	r3, BASEPRI
 80010b2:	f04f 0120 	mov.w	r1, #32
 80010b6:	f381 8811 	msr	BASEPRI, r1
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	4816      	ldr	r0, [pc, #88]	; (8001118 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80010be:	f7ff fc67 	bl	8000990 <_PreparePacket>
 80010c2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	61bb      	str	r3, [r7, #24]
 80010d0:	e00b      	b.n	80010ea <SEGGER_SYSVIEW_RecordU32+0x46>
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	1c59      	adds	r1, r3, #1
 80010da:	61f9      	str	r1, [r7, #28]
 80010dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	09db      	lsrs	r3, r3, #7
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	2b7f      	cmp	r3, #127	; 0x7f
 80010ee:	d8f0      	bhi.n	80010d2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	1c5a      	adds	r2, r3, #1
 80010f4:	61fa      	str	r2, [r7, #28]
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	701a      	strb	r2, [r3, #0]
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	68f9      	ldr	r1, [r7, #12]
 8001104:	6938      	ldr	r0, [r7, #16]
 8001106:	f7ff fd2f 	bl	8000b68 <_SendPacket>
  RECORD_END();
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	f383 8811 	msr	BASEPRI, r3
}
 8001110:	bf00      	nop
 8001112:	3720      	adds	r7, #32
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000bac 	.word	0x20000bac

0800111c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	; 0x30
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8001128:	f3ef 8311 	mrs	r3, BASEPRI
 800112c:	f04f 0120 	mov.w	r1, #32
 8001130:	f381 8811 	msr	BASEPRI, r1
 8001134:	61fb      	str	r3, [r7, #28]
 8001136:	4825      	ldr	r0, [pc, #148]	; (80011cc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8001138:	f7ff fc2a 	bl	8000990 <_PreparePacket>
 800113c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	62bb      	str	r3, [r7, #40]	; 0x28
 800114a:	e00b      	b.n	8001164 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800114c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800114e:	b2da      	uxtb	r2, r3
 8001150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001152:	1c59      	adds	r1, r3, #1
 8001154:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001156:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]
 800115e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001160:	09db      	lsrs	r3, r3, #7
 8001162:	62bb      	str	r3, [r7, #40]	; 0x28
 8001164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001166:	2b7f      	cmp	r3, #127	; 0x7f
 8001168:	d8f0      	bhi.n	800114c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800116a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116c:	1c5a      	adds	r2, r3, #1
 800116e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001170:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	701a      	strb	r2, [r3, #0]
 8001176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001178:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	623b      	str	r3, [r7, #32]
 8001182:	e00b      	b.n	800119c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8001184:	6a3b      	ldr	r3, [r7, #32]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118a:	1c59      	adds	r1, r3, #1
 800118c:	6279      	str	r1, [r7, #36]	; 0x24
 800118e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	6a3b      	ldr	r3, [r7, #32]
 8001198:	09db      	lsrs	r3, r3, #7
 800119a:	623b      	str	r3, [r7, #32]
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	2b7f      	cmp	r3, #127	; 0x7f
 80011a0:	d8f0      	bhi.n	8001184 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80011a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a4:	1c5a      	adds	r2, r3, #1
 80011a6:	627a      	str	r2, [r7, #36]	; 0x24
 80011a8:	6a3a      	ldr	r2, [r7, #32]
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	6979      	ldr	r1, [r7, #20]
 80011b6:	69b8      	ldr	r0, [r7, #24]
 80011b8:	f7ff fcd6 	bl	8000b68 <_SendPacket>
  RECORD_END();
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	f383 8811 	msr	BASEPRI, r3
}
 80011c2:	bf00      	nop
 80011c4:	3730      	adds	r7, #48	; 0x30
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000bac 	.word	0x20000bac

080011d0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08c      	sub	sp, #48	; 0x30
 80011d4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80011d6:	4b58      	ldr	r3, [pc, #352]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 80011d8:	2201      	movs	r2, #1
 80011da:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80011dc:	f3ef 8311 	mrs	r3, BASEPRI
 80011e0:	f04f 0120 	mov.w	r1, #32
 80011e4:	f381 8811 	msr	BASEPRI, r1
 80011e8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80011ea:	4b53      	ldr	r3, [pc, #332]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 80011ec:	785b      	ldrb	r3, [r3, #1]
 80011ee:	220a      	movs	r2, #10
 80011f0:	4952      	ldr	r1, [pc, #328]	; (800133c <SEGGER_SYSVIEW_Start+0x16c>)
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f824 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80011fe:	200a      	movs	r0, #10
 8001200:	f7ff ff32 	bl	8001068 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001204:	f3ef 8311 	mrs	r3, BASEPRI
 8001208:	f04f 0120 	mov.w	r1, #32
 800120c:	f381 8811 	msr	BASEPRI, r1
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	484b      	ldr	r0, [pc, #300]	; (8001340 <SEGGER_SYSVIEW_Start+0x170>)
 8001214:	f7ff fbbc 	bl	8000990 <_PreparePacket>
 8001218:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001222:	4b45      	ldr	r3, [pc, #276]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	62bb      	str	r3, [r7, #40]	; 0x28
 8001228:	e00b      	b.n	8001242 <SEGGER_SYSVIEW_Start+0x72>
 800122a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122c:	b2da      	uxtb	r2, r3
 800122e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001230:	1c59      	adds	r1, r3, #1
 8001232:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001234:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800123e:	09db      	lsrs	r3, r3, #7
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
 8001242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001244:	2b7f      	cmp	r3, #127	; 0x7f
 8001246:	d8f0      	bhi.n	800122a <SEGGER_SYSVIEW_Start+0x5a>
 8001248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800124e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	701a      	strb	r2, [r3, #0]
 8001254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001256:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
 800125c:	4b36      	ldr	r3, [pc, #216]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	623b      	str	r3, [r7, #32]
 8001262:	e00b      	b.n	800127c <SEGGER_SYSVIEW_Start+0xac>
 8001264:	6a3b      	ldr	r3, [r7, #32]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	1c59      	adds	r1, r3, #1
 800126c:	6279      	str	r1, [r7, #36]	; 0x24
 800126e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	6a3b      	ldr	r3, [r7, #32]
 8001278:	09db      	lsrs	r3, r3, #7
 800127a:	623b      	str	r3, [r7, #32]
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	2b7f      	cmp	r3, #127	; 0x7f
 8001280:	d8f0      	bhi.n	8001264 <SEGGER_SYSVIEW_Start+0x94>
 8001282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	627a      	str	r2, [r7, #36]	; 0x24
 8001288:	6a3a      	ldr	r2, [r7, #32]
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	4b28      	ldr	r3, [pc, #160]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	61bb      	str	r3, [r7, #24]
 800129c:	e00b      	b.n	80012b6 <SEGGER_SYSVIEW_Start+0xe6>
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	1c59      	adds	r1, r3, #1
 80012a6:	61f9      	str	r1, [r7, #28]
 80012a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	701a      	strb	r2, [r3, #0]
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	09db      	lsrs	r3, r3, #7
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	2b7f      	cmp	r3, #127	; 0x7f
 80012ba:	d8f0      	bhi.n	800129e <SEGGER_SYSVIEW_Start+0xce>
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	61fa      	str	r2, [r7, #28]
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	b2d2      	uxtb	r2, r2
 80012c6:	701a      	strb	r2, [r3, #0]
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	e00b      	b.n	80012ee <SEGGER_SYSVIEW_Start+0x11e>
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	1c59      	adds	r1, r3, #1
 80012de:	6179      	str	r1, [r7, #20]
 80012e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	09db      	lsrs	r3, r3, #7
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	2b7f      	cmp	r3, #127	; 0x7f
 80012f2:	d8f0      	bhi.n	80012d6 <SEGGER_SYSVIEW_Start+0x106>
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	617a      	str	r2, [r7, #20]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	701a      	strb	r2, [r3, #0]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001304:	2218      	movs	r2, #24
 8001306:	6839      	ldr	r1, [r7, #0]
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fc2d 	bl	8000b68 <_SendPacket>
      RECORD_END();
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 8001316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <SEGGER_SYSVIEW_Start+0x168>)
 800131e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001320:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8001322:	f000 f9eb 	bl	80016fc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8001326:	f000 f9b1 	bl	800168c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800132a:	f000 fac1 	bl	80018b0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800132e:	bf00      	nop
 8001330:	3730      	adds	r7, #48	; 0x30
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000b7c 	.word	0x20000b7c
 800133c:	0800ef78 	.word	0x0800ef78
 8001340:	20000bac 	.word	0x20000bac

08001344 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800134a:	f3ef 8311 	mrs	r3, BASEPRI
 800134e:	f04f 0120 	mov.w	r1, #32
 8001352:	f381 8811 	msr	BASEPRI, r1
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	480b      	ldr	r0, [pc, #44]	; (8001388 <SEGGER_SYSVIEW_Stop+0x44>)
 800135a:	f7ff fb19 	bl	8000990 <_PreparePacket>
 800135e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <SEGGER_SYSVIEW_Stop+0x48>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8001368:	220b      	movs	r2, #11
 800136a:	6839      	ldr	r1, [r7, #0]
 800136c:	6838      	ldr	r0, [r7, #0]
 800136e:	f7ff fbfb 	bl	8000b68 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8001372:	4b06      	ldr	r3, [pc, #24]	; (800138c <SEGGER_SYSVIEW_Stop+0x48>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f383 8811 	msr	BASEPRI, r3
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000bac 	.word	0x20000bac
 800138c:	20000b7c 	.word	0x20000b7c

08001390 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b08c      	sub	sp, #48	; 0x30
 8001394:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001396:	f3ef 8311 	mrs	r3, BASEPRI
 800139a:	f04f 0120 	mov.w	r1, #32
 800139e:	f381 8811 	msr	BASEPRI, r1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	4845      	ldr	r0, [pc, #276]	; (80014bc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80013a6:	f7ff faf3 	bl	8000990 <_PreparePacket>
 80013aa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013b4:	4b42      	ldr	r3, [pc, #264]	; (80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80013ba:	e00b      	b.n	80013d4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80013bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c2:	1c59      	adds	r1, r3, #1
 80013c4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80013c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	701a      	strb	r2, [r3, #0]
 80013ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d0:	09db      	lsrs	r3, r3, #7
 80013d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80013d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d6:	2b7f      	cmp	r3, #127	; 0x7f
 80013d8:	d8f0      	bhi.n	80013bc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80013da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013dc:	1c5a      	adds	r2, r3, #1
 80013de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80013e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	701a      	strb	r2, [r3, #0]
 80013e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013e8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
 80013ee:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	623b      	str	r3, [r7, #32]
 80013f4:	e00b      	b.n	800140e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	b2da      	uxtb	r2, r3
 80013fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fc:	1c59      	adds	r1, r3, #1
 80013fe:	6279      	str	r1, [r7, #36]	; 0x24
 8001400:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001404:	b2d2      	uxtb	r2, r2
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	6a3b      	ldr	r3, [r7, #32]
 800140a:	09db      	lsrs	r3, r3, #7
 800140c:	623b      	str	r3, [r7, #32]
 800140e:	6a3b      	ldr	r3, [r7, #32]
 8001410:	2b7f      	cmp	r3, #127	; 0x7f
 8001412:	d8f0      	bhi.n	80013f6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8001414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	627a      	str	r2, [r7, #36]	; 0x24
 800141a:	6a3a      	ldr	r2, [r7, #32]
 800141c:	b2d2      	uxtb	r2, r2
 800141e:	701a      	strb	r2, [r3, #0]
 8001420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001422:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	61fb      	str	r3, [r7, #28]
 8001428:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	61bb      	str	r3, [r7, #24]
 800142e:	e00b      	b.n	8001448 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	b2da      	uxtb	r2, r3
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	1c59      	adds	r1, r3, #1
 8001438:	61f9      	str	r1, [r7, #28]
 800143a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	701a      	strb	r2, [r3, #0]
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	09db      	lsrs	r3, r3, #7
 8001446:	61bb      	str	r3, [r7, #24]
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	2b7f      	cmp	r3, #127	; 0x7f
 800144c:	d8f0      	bhi.n	8001430 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	61fa      	str	r2, [r7, #28]
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	b2d2      	uxtb	r2, r2
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	e00b      	b.n	8001480 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	1c59      	adds	r1, r3, #1
 8001470:	6179      	str	r1, [r7, #20]
 8001472:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	09db      	lsrs	r3, r3, #7
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	2b7f      	cmp	r3, #127	; 0x7f
 8001484:	d8f0      	bhi.n	8001468 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	1c5a      	adds	r2, r3, #1
 800148a:	617a      	str	r2, [r7, #20]
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	701a      	strb	r2, [r3, #0]
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001496:	2218      	movs	r2, #24
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	68b8      	ldr	r0, [r7, #8]
 800149c:	f7ff fb64 	bl	8000b68 <_SendPacket>
  RECORD_END();
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80014a6:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d002      	beq.n	80014b4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b2:	4798      	blx	r3
  }
}
 80014b4:	bf00      	nop
 80014b6:	3730      	adds	r7, #48	; 0x30
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000bac 	.word	0x20000bac
 80014c0:	20000b7c 	.word	0x20000b7c

080014c4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b092      	sub	sp, #72	; 0x48
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80014cc:	f3ef 8311 	mrs	r3, BASEPRI
 80014d0:	f04f 0120 	mov.w	r1, #32
 80014d4:	f381 8811 	msr	BASEPRI, r1
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	486a      	ldr	r0, [pc, #424]	; (8001684 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80014dc:	f7ff fa58 	bl	8000990 <_PreparePacket>
 80014e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	647b      	str	r3, [r7, #68]	; 0x44
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4b66      	ldr	r3, [pc, #408]	; (8001688 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	643b      	str	r3, [r7, #64]	; 0x40
 80014f6:	e00b      	b.n	8001510 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80014f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80014fe:	1c59      	adds	r1, r3, #1
 8001500:	6479      	str	r1, [r7, #68]	; 0x44
 8001502:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800150c:	09db      	lsrs	r3, r3, #7
 800150e:	643b      	str	r3, [r7, #64]	; 0x40
 8001510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001512:	2b7f      	cmp	r3, #127	; 0x7f
 8001514:	d8f0      	bhi.n	80014f8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8001516:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001518:	1c5a      	adds	r2, r3, #1
 800151a:	647a      	str	r2, [r7, #68]	; 0x44
 800151c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001524:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	63fb      	str	r3, [r7, #60]	; 0x3c
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001530:	e00b      	b.n	800154a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8001532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001534:	b2da      	uxtb	r2, r3
 8001536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001538:	1c59      	adds	r1, r3, #1
 800153a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800153c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001540:	b2d2      	uxtb	r2, r2
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001546:	09db      	lsrs	r3, r3, #7
 8001548:	63bb      	str	r3, [r7, #56]	; 0x38
 800154a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800154c:	2b7f      	cmp	r3, #127	; 0x7f
 800154e:	d8f0      	bhi.n	8001532 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8001550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
 800155c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800155e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2220      	movs	r2, #32
 8001566:	4619      	mov	r1, r3
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f7ff f9e1 	bl	8000930 <_EncodeStr>
 800156e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8001570:	2209      	movs	r2, #9
 8001572:	68f9      	ldr	r1, [r7, #12]
 8001574:	6938      	ldr	r0, [r7, #16]
 8001576:	f7ff faf7 	bl	8000b68 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	637b      	str	r3, [r7, #52]	; 0x34
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b40      	ldr	r3, [pc, #256]	; (8001688 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	633b      	str	r3, [r7, #48]	; 0x30
 800158e:	e00b      	b.n	80015a8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8001590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001592:	b2da      	uxtb	r2, r3
 8001594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001596:	1c59      	adds	r1, r3, #1
 8001598:	6379      	str	r1, [r7, #52]	; 0x34
 800159a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	701a      	strb	r2, [r3, #0]
 80015a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015a4:	09db      	lsrs	r3, r3, #7
 80015a6:	633b      	str	r3, [r7, #48]	; 0x30
 80015a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015aa:	2b7f      	cmp	r3, #127	; 0x7f
 80015ac:	d8f0      	bhi.n	8001590 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80015ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b0:	1c5a      	adds	r2, r3, #1
 80015b2:	637a      	str	r2, [r7, #52]	; 0x34
 80015b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	701a      	strb	r2, [r3, #0]
 80015ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80015c8:	e00b      	b.n	80015e2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80015ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d0:	1c59      	adds	r1, r3, #1
 80015d2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80015d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	701a      	strb	r2, [r3, #0]
 80015dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015de:	09db      	lsrs	r3, r3, #7
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80015e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015e4:	2b7f      	cmp	r3, #127	; 0x7f
 80015e6:	d8f0      	bhi.n	80015ca <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80015e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	701a      	strb	r2, [r3, #0]
 80015f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015f6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	623b      	str	r3, [r7, #32]
 8001602:	e00b      	b.n	800161c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160a:	1c59      	adds	r1, r3, #1
 800160c:	6279      	str	r1, [r7, #36]	; 0x24
 800160e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	09db      	lsrs	r3, r3, #7
 800161a:	623b      	str	r3, [r7, #32]
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	2b7f      	cmp	r3, #127	; 0x7f
 8001620:	d8f0      	bhi.n	8001604 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	627a      	str	r2, [r7, #36]	; 0x24
 8001628:	6a3a      	ldr	r2, [r7, #32]
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001630:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	61fb      	str	r3, [r7, #28]
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	e00b      	b.n	8001654 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	b2da      	uxtb	r2, r3
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	1c59      	adds	r1, r3, #1
 8001644:	61f9      	str	r1, [r7, #28]
 8001646:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	09db      	lsrs	r3, r3, #7
 8001652:	61bb      	str	r3, [r7, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b7f      	cmp	r3, #127	; 0x7f
 8001658:	d8f0      	bhi.n	800163c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	1c5a      	adds	r2, r3, #1
 800165e:	61fa      	str	r2, [r7, #28]
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800166a:	2215      	movs	r2, #21
 800166c:	68f9      	ldr	r1, [r7, #12]
 800166e:	6938      	ldr	r0, [r7, #16]
 8001670:	f7ff fa7a 	bl	8000b68 <_SendPacket>
  RECORD_END();
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	f383 8811 	msr	BASEPRI, r3
}
 800167a:	bf00      	nop
 800167c:	3748      	adds	r7, #72	; 0x48
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000bac 	.word	0x20000bac
 8001688:	20000b7c 	.word	0x20000b7c

0800168c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d008      	beq.n	80016aa <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80016a2:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4798      	blx	r3
  }
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000b7c 	.word	0x20000b7c

080016b4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016bc:	f3ef 8311 	mrs	r3, BASEPRI
 80016c0:	f04f 0120 	mov.w	r1, #32
 80016c4:	f381 8811 	msr	BASEPRI, r1
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	480b      	ldr	r0, [pc, #44]	; (80016f8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80016cc:	f7ff f960 	bl	8000990 <_PreparePacket>
 80016d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80016d2:	2280      	movs	r2, #128	; 0x80
 80016d4:	6879      	ldr	r1, [r7, #4]
 80016d6:	6938      	ldr	r0, [r7, #16]
 80016d8:	f7ff f92a 	bl	8000930 <_EncodeStr>
 80016dc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80016de:	220e      	movs	r2, #14
 80016e0:	68f9      	ldr	r1, [r7, #12]
 80016e2:	6938      	ldr	r0, [r7, #16]
 80016e4:	f7ff fa40 	bl	8000b68 <_SendPacket>
  RECORD_END();
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	f383 8811 	msr	BASEPRI, r3
}
 80016ee:	bf00      	nop
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000bac 	.word	0x20000bac

080016fc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80016fc:	b590      	push	{r4, r7, lr}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d01a      	beq.n	8001740 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800170a:	4b13      	ldr	r3, [pc, #76]	; (8001758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800170c:	6a1b      	ldr	r3, [r3, #32]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d015      	beq.n	8001740 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8001714:	4b10      	ldr	r3, [pc, #64]	; (8001758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4798      	blx	r3
 800171c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8001720:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8001722:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	000a      	movs	r2, r1
 8001730:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8001732:	4613      	mov	r3, r2
 8001734:	461a      	mov	r2, r3
 8001736:	4621      	mov	r1, r4
 8001738:	200d      	movs	r0, #13
 800173a:	f7ff fcef 	bl	800111c <SEGGER_SYSVIEW_RecordU32x2>
 800173e:	e006      	b.n	800174e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	200c      	movs	r0, #12
 8001748:	f7ff fcac 	bl	80010a4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800174c:	bf00      	nop
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	bd90      	pop	{r4, r7, pc}
 8001756:	bf00      	nop
 8001758:	20000b7c 	.word	0x20000b7c
 800175c:	e0001004 	.word	0xe0001004

08001760 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b08c      	sub	sp, #48	; 0x30
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800176a:	4b40      	ldr	r3, [pc, #256]	; (800186c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d077      	beq.n	8001862 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8001772:	4b3e      	ldr	r3, [pc, #248]	; (800186c <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8001778:	2300      	movs	r3, #0
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
 800177c:	e008      	b.n	8001790 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800177e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001780:	691b      	ldr	r3, [r3, #16]
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8001784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800178a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800178c:	3301      	adds	r3, #1
 800178e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001794:	429a      	cmp	r2, r3
 8001796:	d3f2      	bcc.n	800177e <SEGGER_SYSVIEW_SendModule+0x1e>
 8001798:	e000      	b.n	800179c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800179a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800179c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d055      	beq.n	800184e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80017a2:	f3ef 8311 	mrs	r3, BASEPRI
 80017a6:	f04f 0120 	mov.w	r1, #32
 80017aa:	f381 8811 	msr	BASEPRI, r1
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	482f      	ldr	r0, [pc, #188]	; (8001870 <SEGGER_SYSVIEW_SendModule+0x110>)
 80017b2:	f7ff f8ed 	bl	8000990 <_PreparePacket>
 80017b6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	627b      	str	r3, [r7, #36]	; 0x24
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	623b      	str	r3, [r7, #32]
 80017c4:	e00b      	b.n	80017de <SEGGER_SYSVIEW_SendModule+0x7e>
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017cc:	1c59      	adds	r1, r3, #1
 80017ce:	6279      	str	r1, [r7, #36]	; 0x24
 80017d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	701a      	strb	r2, [r3, #0]
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	09db      	lsrs	r3, r3, #7
 80017dc:	623b      	str	r3, [r7, #32]
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	2b7f      	cmp	r3, #127	; 0x7f
 80017e2:	d8f0      	bhi.n	80017c6 <SEGGER_SYSVIEW_SendModule+0x66>
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	627a      	str	r2, [r7, #36]	; 0x24
 80017ea:	6a3a      	ldr	r2, [r7, #32]
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	61fb      	str	r3, [r7, #28]
 80017f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	61bb      	str	r3, [r7, #24]
 80017fe:	e00b      	b.n	8001818 <SEGGER_SYSVIEW_SendModule+0xb8>
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	b2da      	uxtb	r2, r3
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	1c59      	adds	r1, r3, #1
 8001808:	61f9      	str	r1, [r7, #28]
 800180a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	701a      	strb	r2, [r3, #0]
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	09db      	lsrs	r3, r3, #7
 8001816:	61bb      	str	r3, [r7, #24]
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	2b7f      	cmp	r3, #127	; 0x7f
 800181c:	d8f0      	bhi.n	8001800 <SEGGER_SYSVIEW_SendModule+0xa0>
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	61fa      	str	r2, [r7, #28]
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	701a      	strb	r2, [r3, #0]
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800182e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2280      	movs	r2, #128	; 0x80
 8001834:	4619      	mov	r1, r3
 8001836:	68f8      	ldr	r0, [r7, #12]
 8001838:	f7ff f87a 	bl	8000930 <_EncodeStr>
 800183c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800183e:	2216      	movs	r2, #22
 8001840:	68f9      	ldr	r1, [r7, #12]
 8001842:	6938      	ldr	r0, [r7, #16]
 8001844:	f7ff f990 	bl	8000b68 <_SendPacket>
      RECORD_END();
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800184e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001850:	2b00      	cmp	r3, #0
 8001852:	d006      	beq.n	8001862 <SEGGER_SYSVIEW_SendModule+0x102>
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800185c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4798      	blx	r3
    }
  }
}
 8001862:	bf00      	nop
 8001864:	3730      	adds	r7, #48	; 0x30
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000ba4 	.word	0x20000ba4
 8001870:	20000bac 	.word	0x20000bac

08001874 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00f      	beq.n	80018a2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d002      	beq.n	8001896 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1f2      	bne.n	8001888 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000ba4 	.word	0x20000ba4

080018b0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80018b6:	f3ef 8311 	mrs	r3, BASEPRI
 80018ba:	f04f 0120 	mov.w	r1, #32
 80018be:	f381 8811 	msr	BASEPRI, r1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	4817      	ldr	r0, [pc, #92]	; (8001924 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80018c6:	f7ff f863 	bl	8000990 <_PreparePacket>
 80018ca:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	e00b      	b.n	80018f4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	1c59      	adds	r1, r3, #1
 80018e4:	6179      	str	r1, [r7, #20]
 80018e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	701a      	strb	r2, [r3, #0]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	09db      	lsrs	r3, r3, #7
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	2b7f      	cmp	r3, #127	; 0x7f
 80018f8:	d8f0      	bhi.n	80018dc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	617a      	str	r2, [r7, #20]
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800190a:	221b      	movs	r2, #27
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	68b8      	ldr	r0, [r7, #8]
 8001910:	f7ff f92a 	bl	8000b68 <_SendPacket>
  RECORD_END();
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f383 8811 	msr	BASEPRI, r3
}
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000bac 	.word	0x20000bac
 8001928:	20000ba8 	.word	0x20000ba8

0800192c <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800192c:	b40f      	push	{r0, r1, r2, r3}
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	461a      	mov	r2, r3
 800193e:	2100      	movs	r1, #0
 8001940:	6938      	ldr	r0, [r7, #16]
 8001942:	f7ff fa7f 	bl	8000e44 <_VPrintHost>
  va_end(ParamList);
#endif
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001950:	b004      	add	sp, #16
 8001952:	4770      	bx	lr

08001954 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8001958:	4803      	ldr	r0, [pc, #12]	; (8001968 <_cbSendSystemDesc+0x14>)
 800195a:	f7ff feab 	bl	80016b4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800195e:	4803      	ldr	r0, [pc, #12]	; (800196c <_cbSendSystemDesc+0x18>)
 8001960:	f7ff fea8 	bl	80016b4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	0800ee60 	.word	0x0800ee60
 800196c:	0800ee94 	.word	0x0800ee94

08001970 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001974:	4b06      	ldr	r3, [pc, #24]	; (8001990 <SEGGER_SYSVIEW_Conf+0x20>)
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	4b05      	ldr	r3, [pc, #20]	; (8001990 <SEGGER_SYSVIEW_Conf+0x20>)
 800197a:	6819      	ldr	r1, [r3, #0]
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <SEGGER_SYSVIEW_Conf+0x24>)
 800197e:	4a06      	ldr	r2, [pc, #24]	; (8001998 <SEGGER_SYSVIEW_Conf+0x28>)
 8001980:	f7ff fb1e 	bl	8000fc0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001984:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001988:	f7ff fb5e 	bl	8001048 <SEGGER_SYSVIEW_SetRAMBase>
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000000 	.word	0x20000000
 8001994:	08001955 	.word	0x08001955
 8001998:	0800ef84 	.word	0x0800ef84

0800199c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800199c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800199e:	b085      	sub	sp, #20
 80019a0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	e048      	b.n	8001a3a <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 80019a8:	4929      	ldr	r1, [pc, #164]	; (8001a50 <_cbSendTaskList+0xb4>)
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4613      	mov	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4413      	add	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	440b      	add	r3, r1
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f00b f975 	bl	800cca8 <uxTaskGetStackHighWaterMark>
 80019be:	4601      	mov	r1, r0
 80019c0:	4823      	ldr	r0, [pc, #140]	; (8001a50 <_cbSendTaskList+0xb4>)
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4403      	add	r3, r0
 80019ce:	3310      	adds	r3, #16
 80019d0:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80019d2:	491f      	ldr	r1, [pc, #124]	; (8001a50 <_cbSendTaskList+0xb4>)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	440b      	add	r3, r1
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	491b      	ldr	r1, [pc, #108]	; (8001a50 <_cbSendTaskList+0xb4>)
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	440b      	add	r3, r1
 80019f0:	3304      	adds	r3, #4
 80019f2:	6819      	ldr	r1, [r3, #0]
 80019f4:	4c16      	ldr	r4, [pc, #88]	; (8001a50 <_cbSendTaskList+0xb4>)
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	4613      	mov	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	4423      	add	r3, r4
 8001a02:	3308      	adds	r3, #8
 8001a04:	681c      	ldr	r4, [r3, #0]
 8001a06:	4d12      	ldr	r5, [pc, #72]	; (8001a50 <_cbSendTaskList+0xb4>)
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	442b      	add	r3, r5
 8001a14:	330c      	adds	r3, #12
 8001a16:	681d      	ldr	r5, [r3, #0]
 8001a18:	4e0d      	ldr	r6, [pc, #52]	; (8001a50 <_cbSendTaskList+0xb4>)
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4433      	add	r3, r6
 8001a26:	3310      	adds	r3, #16
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	462b      	mov	r3, r5
 8001a2e:	4622      	mov	r2, r4
 8001a30:	f000 f855 	bl	8001ade <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3301      	adds	r3, #1
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <_cbSendTaskList+0xb8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d3b1      	bcc.n	80019a8 <_cbSendTaskList+0xc>
  }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000c90 	.word	0x20000c90
 8001a54:	20000d30 	.word	0x20000d30

08001a58 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001a60:	f00a fe0a 	bl	800c678 <xTaskGetTickCountFromISR>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2200      	movs	r2, #0
 8001a68:	469a      	mov	sl, r3
 8001a6a:	4693      	mov	fp, r2
 8001a6c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001a70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	f04f 0a00 	mov.w	sl, #0
 8001a7c:	f04f 0b00 	mov.w	fp, #0
 8001a80:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8001a84:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001a88:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001a8c:	4652      	mov	r2, sl
 8001a8e:	465b      	mov	r3, fp
 8001a90:	1a14      	subs	r4, r2, r0
 8001a92:	eb63 0501 	sbc.w	r5, r3, r1
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	00ab      	lsls	r3, r5, #2
 8001aa0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001aa4:	00a2      	lsls	r2, r4, #2
 8001aa6:	4614      	mov	r4, r2
 8001aa8:	461d      	mov	r5, r3
 8001aaa:	eb14 0800 	adds.w	r8, r4, r0
 8001aae:	eb45 0901 	adc.w	r9, r5, r1
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ac6:	4690      	mov	r8, r2
 8001ac8:	4699      	mov	r9, r3
 8001aca:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001ace:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ade <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b08a      	sub	sp, #40	; 0x28
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	60f8      	str	r0, [r7, #12]
 8001ae6:	60b9      	str	r1, [r7, #8]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	2214      	movs	r2, #20
 8001af2:	2100      	movs	r1, #0
 8001af4:	4618      	mov	r0, r3
 8001af6:	f00d f8a5 	bl	800ec44 <memset>
  TaskInfo.TaskID     = TaskID;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001b0e:	f107 0314 	add.w	r3, r7, #20
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fcd6 	bl	80014c4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001b18:	bf00      	nop
 8001b1a:	3728      	adds	r7, #40	; 0x28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <CheckCRC>:
	0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d
};


bool CheckCRC( const uint8_t* Buff, uint32_t Len)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	const uint8_t *p = Buff;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	617b      	str	r3, [r7, #20]

	uint32_t crc;
	uint32_t size = Len - 5;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	3b05      	subs	r3, #5
 8001b32:	60fb      	str	r3, [r7, #12]
	crc = ~0U;
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
 8001b38:	613b      	str	r3, [r7, #16]
	while (size--)
 8001b3a:	e00e      	b.n	8001b5a <CheckCRC+0x3a>
		crc = crc32_tab[(crc ^ *p++) & 0xFF] ^ (crc >> 8);
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	617a      	str	r2, [r7, #20]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4053      	eors	r3, r2
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	4a0b      	ldr	r2, [pc, #44]	; (8001b7c <CheckCRC+0x5c>)
 8001b4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	0a1b      	lsrs	r3, r3, #8
 8001b56:	4053      	eors	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
	while (size--)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	60fa      	str	r2, [r7, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1eb      	bne.n	8001b3c <CheckCRC+0x1c>
		//return crc ^ ~0U;
	//crc ^= ~0U;
	//uint32_t temp =
	SEGGER_SYSVIEW_PrintfHost("%u \n", crc ^ ~0U);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4805      	ldr	r0, [pc, #20]	; (8001b80 <CheckCRC+0x60>)
 8001b6c:	f7ff fede 	bl	800192c <SEGGER_SYSVIEW_PrintfHost>





	return true;
 8001b70:	2301      	movs	r3, #1
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	0800ef8c 	.word	0x0800ef8c
 8001b80:	0800eea4 	.word	0x0800eea4

08001b84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b84:	b590      	push	{r4, r7, lr}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b8a:	f000 fdbc 	bl	8002706 <HAL_Init>

  /* USER CODE BEGIN Init */
  SEGGER_SYSVIEW_Conf();
 8001b8e:	f7ff feef 	bl	8001970 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b92:	f000 f851 	bl	8001c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b96:	f000 f9eb 	bl	8001f70 <MX_GPIO_Init>
  MX_ETH_Init();
 8001b9a:	f000 f8bf 	bl	8001d1c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001b9e:	f000 f9b7 	bl	8001f10 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001ba2:	f000 f909 	bl	8001db8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ba6:	f009 f9ad 	bl	800af04 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of testCommandTimer */
  testCommandTimerHandle = osTimerNew(testCommandTimerEntry, osTimerPeriodic, NULL, &testCommandTimer_attributes);
 8001baa:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <main+0x88>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	2101      	movs	r1, #1
 8001bb0:	4817      	ldr	r0, [pc, #92]	; (8001c10 <main+0x8c>)
 8001bb2:	f009 fafb 	bl	800b1ac <osTimerNew>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4a16      	ldr	r2, [pc, #88]	; (8001c14 <main+0x90>)
 8001bba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  xTimerStart(testCommandTimerHandle, 10000 / portTICK_PERIOD_MS);
 8001bbc:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <main+0x90>)
 8001bbe:	681c      	ldr	r4, [r3, #0]
 8001bc0:	f00a fd4a 	bl	800c658 <xTaskGetTickCount>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	f242 7310 	movw	r3, #10000	; 0x2710
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	2101      	movs	r1, #1
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f00b faa9 	bl	800d128 <xTimerGenericCommand>
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of commandQueue */
  commandQueueHandle = osMessageQueueNew (16, 32, &commandQueue_attributes);
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <main+0x94>)
 8001bd8:	2120      	movs	r1, #32
 8001bda:	2010      	movs	r0, #16
 8001bdc:	f009 fb6a 	bl	800b2b4 <osMessageQueueNew>
 8001be0:	4603      	mov	r3, r0
 8001be2:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <main+0x98>)
 8001be4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001be6:	4a0e      	ldr	r2, [pc, #56]	; (8001c20 <main+0x9c>)
 8001be8:	2100      	movs	r1, #0
 8001bea:	480e      	ldr	r0, [pc, #56]	; (8001c24 <main+0xa0>)
 8001bec:	f009 f9f4 	bl	800afd8 <osThreadNew>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a0d      	ldr	r2, [pc, #52]	; (8001c28 <main+0xa4>)
 8001bf4:	6013      	str	r3, [r2, #0]

  /* creation of commandReader */
  commandReaderHandle = osThreadNew(commandReaderEntry, NULL, &commandReader_attributes);
 8001bf6:	4a0d      	ldr	r2, [pc, #52]	; (8001c2c <main+0xa8>)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	480d      	ldr	r0, [pc, #52]	; (8001c30 <main+0xac>)
 8001bfc:	f009 f9ec 	bl	800afd8 <osThreadNew>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4a0c      	ldr	r2, [pc, #48]	; (8001c34 <main+0xb0>)
 8001c04:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001c06:	f009 f9b1 	bl	800af6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <main+0x86>
 8001c0c:	0800f3ec 	.word	0x0800f3ec
 8001c10:	08002165 	.word	0x08002165
 8001c14:	20000efc 	.word	0x20000efc
 8001c18:	0800f3d4 	.word	0x0800f3d4
 8001c1c:	20000ef8 	.word	0x20000ef8
 8001c20:	0800f38c 	.word	0x0800f38c
 8001c24:	080020cd 	.word	0x080020cd
 8001c28:	20000ef0 	.word	0x20000ef0
 8001c2c:	0800f3b0 	.word	0x0800f3b0
 8001c30:	080020f1 	.word	0x080020f1
 8001c34:	20000ef4 	.word	0x20000ef4

08001c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b094      	sub	sp, #80	; 0x50
 8001c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	2234      	movs	r2, #52	; 0x34
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f00c fffc 	bl	800ec44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c4c:	f107 0308 	add.w	r3, r7, #8
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001c5c:	f002 fe44 	bl	80048e8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c60:	4b2c      	ldr	r3, [pc, #176]	; (8001d14 <SystemClock_Config+0xdc>)
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	4a2b      	ldr	r2, [pc, #172]	; (8001d14 <SystemClock_Config+0xdc>)
 8001c66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6c:	4b29      	ldr	r3, [pc, #164]	; (8001d14 <SystemClock_Config+0xdc>)
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c78:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <SystemClock_Config+0xe0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c80:	4a25      	ldr	r2, [pc, #148]	; (8001d18 <SystemClock_Config+0xe0>)
 8001c82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <SystemClock_Config+0xe0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c94:	2301      	movs	r3, #1
 8001c96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c98:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001c9c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ca2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ca6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ca8:	2304      	movs	r3, #4
 8001caa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001cac:	2360      	movs	r3, #96	; 0x60
 8001cae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f002 fe71 	bl	80049a8 <HAL_RCC_OscConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ccc:	f000 fa68 	bl	80021a0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001cd0:	f002 fe1a 	bl	8004908 <HAL_PWREx_EnableOverDrive>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001cda:	f000 fa61 	bl	80021a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cde:	230f      	movs	r3, #15
 8001ce0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001cf4:	f107 0308 	add.w	r3, r7, #8
 8001cf8:	2103      	movs	r1, #3
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 f902 	bl	8004f04 <HAL_RCC_ClockConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001d06:	f000 fa4b 	bl	80021a0 <Error_Handler>
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	3750      	adds	r7, #80	; 0x50
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40007000 	.word	0x40007000

08001d1c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001d20:	4b1f      	ldr	r3, [pc, #124]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d22:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <MX_ETH_Init+0x88>)
 8001d24:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001d26:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001d2c:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d2e:	2280      	movs	r2, #128	; 0x80
 8001d30:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001d32:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d34:	22e1      	movs	r2, #225	; 0xe1
 8001d36:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001d38:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001d44:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001d4a:	4b15      	ldr	r3, [pc, #84]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d4c:	4a16      	ldr	r2, [pc, #88]	; (8001da8 <MX_ETH_Init+0x8c>)
 8001d4e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d52:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d56:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d5a:	4a14      	ldr	r2, [pc, #80]	; (8001dac <MX_ETH_Init+0x90>)
 8001d5c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d60:	4a13      	ldr	r2, [pc, #76]	; (8001db0 <MX_ETH_Init+0x94>)
 8001d62:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d66:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001d6a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001d6c:	480c      	ldr	r0, [pc, #48]	; (8001da0 <MX_ETH_Init+0x84>)
 8001d6e:	f000 fdfd 	bl	800296c <HAL_ETH_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001d78:	f000 fa12 	bl	80021a0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001d7c:	2238      	movs	r2, #56	; 0x38
 8001d7e:	2100      	movs	r1, #0
 8001d80:	480c      	ldr	r0, [pc, #48]	; (8001db4 <MX_ETH_Init+0x98>)
 8001d82:	f00c ff5f 	bl	800ec44 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <MX_ETH_Init+0x98>)
 8001d88:	2221      	movs	r2, #33	; 0x21
 8001d8a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <MX_ETH_Init+0x98>)
 8001d8e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001d92:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001d94:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <MX_ETH_Init+0x98>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000d6c 	.word	0x20000d6c
 8001da4:	40028000 	.word	0x40028000
 8001da8:	20000f00 	.word	0x20000f00
 8001dac:	20000200 	.word	0x20000200
 8001db0:	20000160 	.word	0x20000160
 8001db4:	20000d34 	.word	0x20000d34

08001db8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b09a      	sub	sp, #104	; 0x68
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dcc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dd8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
 8001de8:	615a      	str	r2, [r3, #20]
 8001dea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	222c      	movs	r2, #44	; 0x2c
 8001df0:	2100      	movs	r1, #0
 8001df2:	4618      	mov	r0, r3
 8001df4:	f00c ff26 	bl	800ec44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001df8:	4b43      	ldr	r3, [pc, #268]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001dfa:	4a44      	ldr	r2, [pc, #272]	; (8001f0c <MX_TIM1_Init+0x154>)
 8001dfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dfe:	4b42      	ldr	r3, [pc, #264]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	4b40      	ldr	r3, [pc, #256]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e0a:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e12:	4b3d      	ldr	r3, [pc, #244]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e18:	4b3b      	ldr	r3, [pc, #236]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e1e:	4b3a      	ldr	r3, [pc, #232]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e20:	2280      	movs	r2, #128	; 0x80
 8001e22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e24:	4838      	ldr	r0, [pc, #224]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e26:	f003 feed 	bl	8005c04 <HAL_TIM_Base_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001e30:	f000 f9b6 	bl	80021a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e38:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4831      	ldr	r0, [pc, #196]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e42:	f004 fa43 	bl	80062cc <HAL_TIM_ConfigClockSource>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e4c:	f000 f9a8 	bl	80021a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e50:	482d      	ldr	r0, [pc, #180]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e52:	f003 ffa7 	bl	8005da4 <HAL_TIM_PWM_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001e5c:	f000 f9a0 	bl	80021a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e60:	2300      	movs	r3, #0
 8001e62:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e64:	2300      	movs	r3, #0
 8001e66:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e6c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e70:	4619      	mov	r1, r3
 8001e72:	4825      	ldr	r0, [pc, #148]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001e74:	f004 feb4 	bl	8006be0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001e7e:	f000 f98f 	bl	80021a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e82:	2360      	movs	r3, #96	; 0x60
 8001e84:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4818      	ldr	r0, [pc, #96]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001ea8:	f004 f8fc 	bl	80060a4 <HAL_TIM_PWM_ConfigChannel>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001eb2:	f000 f975 	bl	80021a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ece:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ed8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4807      	ldr	r0, [pc, #28]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001eec:	f004 ff06 	bl	8006cfc <HAL_TIMEx_ConfigBreakDeadTime>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001ef6:	f000 f953 	bl	80021a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001efa:	4803      	ldr	r0, [pc, #12]	; (8001f08 <MX_TIM1_Init+0x150>)
 8001efc:	f000 fa56 	bl	80023ac <HAL_TIM_MspPostInit>

}
 8001f00:	bf00      	nop
 8001f02:	3768      	adds	r7, #104	; 0x68
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000e1c 	.word	0x20000e1c
 8001f0c:	40010000 	.word	0x40010000

08001f10 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f16:	4a15      	ldr	r2, [pc, #84]	; (8001f6c <MX_USART3_UART_Init+0x5c>)
 8001f18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f28:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f36:	220c      	movs	r2, #12
 8001f38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3a:	4b0b      	ldr	r3, [pc, #44]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f52:	4805      	ldr	r0, [pc, #20]	; (8001f68 <MX_USART3_UART_Init+0x58>)
 8001f54:	f004 ff6e 	bl	8006e34 <HAL_UART_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001f5e:	f000 f91f 	bl	80021a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000e68 	.word	0x20000e68
 8001f6c:	40004800 	.word	0x40004800

08001f70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08c      	sub	sp, #48	; 0x30
 8001f74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f76:	f107 031c 	add.w	r3, r7, #28
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
 8001f84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f86:	4b4d      	ldr	r3, [pc, #308]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4a4c      	ldr	r2, [pc, #304]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001f8c:	f043 0304 	orr.w	r3, r3, #4
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4b4a      	ldr	r3, [pc, #296]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	61bb      	str	r3, [r7, #24]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f9e:	4b47      	ldr	r3, [pc, #284]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a46      	ldr	r2, [pc, #280]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b44      	ldr	r3, [pc, #272]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	4b41      	ldr	r3, [pc, #260]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a40      	ldr	r2, [pc, #256]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b3e      	ldr	r3, [pc, #248]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fce:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a3a      	ldr	r2, [pc, #232]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fd4:	f043 0302 	orr.w	r3, r3, #2
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b38      	ldr	r3, [pc, #224]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe6:	4b35      	ldr	r3, [pc, #212]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a34      	ldr	r2, [pc, #208]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001fec:	f043 0310 	orr.w	r3, r3, #16
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b32      	ldr	r3, [pc, #200]	; (80020bc <MX_GPIO_Init+0x14c>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ffe:	4b2f      	ldr	r3, [pc, #188]	; (80020bc <MX_GPIO_Init+0x14c>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a2e      	ldr	r2, [pc, #184]	; (80020bc <MX_GPIO_Init+0x14c>)
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <MX_GPIO_Init+0x14c>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <MX_GPIO_Init+0x14c>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a28      	ldr	r2, [pc, #160]	; (80020bc <MX_GPIO_Init+0x14c>)
 800201c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b26      	ldr	r3, [pc, #152]	; (80020bc <MX_GPIO_Init+0x14c>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800202a:	603b      	str	r3, [r7, #0]
 800202c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800202e:	2200      	movs	r2, #0
 8002030:	f244 0181 	movw	r1, #16513	; 0x4081
 8002034:	4822      	ldr	r0, [pc, #136]	; (80020c0 <MX_GPIO_Init+0x150>)
 8002036:	f001 f96b 	bl	8003310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800203a:	2200      	movs	r2, #0
 800203c:	2140      	movs	r1, #64	; 0x40
 800203e:	4821      	ldr	r0, [pc, #132]	; (80020c4 <MX_GPIO_Init+0x154>)
 8002040:	f001 f966 	bl	8003310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800204a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800204e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002054:	f107 031c 	add.w	r3, r7, #28
 8002058:	4619      	mov	r1, r3
 800205a:	481b      	ldr	r0, [pc, #108]	; (80020c8 <MX_GPIO_Init+0x158>)
 800205c:	f000 ffac 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002060:	f244 0381 	movw	r3, #16513	; 0x4081
 8002064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002066:	2301      	movs	r3, #1
 8002068:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002072:	f107 031c 	add.w	r3, r7, #28
 8002076:	4619      	mov	r1, r3
 8002078:	4811      	ldr	r0, [pc, #68]	; (80020c0 <MX_GPIO_Init+0x150>)
 800207a:	f000 ff9d 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800207e:	2340      	movs	r3, #64	; 0x40
 8002080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002082:	2301      	movs	r3, #1
 8002084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208a:	2300      	movs	r3, #0
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800208e:	f107 031c 	add.w	r3, r7, #28
 8002092:	4619      	mov	r1, r3
 8002094:	480b      	ldr	r0, [pc, #44]	; (80020c4 <MX_GPIO_Init+0x154>)
 8002096:	f000 ff8f 	bl	8002fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209e:	2300      	movs	r3, #0
 80020a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80020a6:	f107 031c 	add.w	r3, r7, #28
 80020aa:	4619      	mov	r1, r3
 80020ac:	4805      	ldr	r0, [pc, #20]	; (80020c4 <MX_GPIO_Init+0x154>)
 80020ae:	f000 ff83 	bl	8002fb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020b2:	bf00      	nop
 80020b4:	3730      	adds	r7, #48	; 0x30
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40020400 	.word	0x40020400
 80020c4:	40021800 	.word	0x40021800
 80020c8:	40020800 	.word	0x40020800

080020cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80020d4:	f00b ff7a 	bl	800dfcc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 80020d8:	2064      	movs	r0, #100	; 0x64
 80020da:	f009 f823 	bl	800b124 <osDelay>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80020de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020e2:	4802      	ldr	r0, [pc, #8]	; (80020ec <StartDefaultTask+0x20>)
 80020e4:	f001 f92d 	bl	8003342 <HAL_GPIO_TogglePin>
    osDelay(100);
 80020e8:	e7f6      	b.n	80020d8 <StartDefaultTask+0xc>
 80020ea:	bf00      	nop
 80020ec:	40020400 	.word	0x40020400

080020f0 <commandReaderEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_commandReaderEntry */
void commandReaderEntry(void *argument)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN commandReaderEntry */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80020f8:	2001      	movs	r0, #1
 80020fa:	f009 f813 	bl	800b124 <osDelay>
    uint8_t command[32];
    if (xQueueReceive(commandQueueHandle, &command, 100) == pdPASS){
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <commandReaderEntry+0x64>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f107 010c 	add.w	r1, r7, #12
 8002106:	2264      	movs	r2, #100	; 0x64
 8002108:	4618      	mov	r0, r3
 800210a:	f009 fd39 	bl	800bb80 <xQueueReceive>
 800210e:	4603      	mov	r3, r0
 8002110:	2b01      	cmp	r3, #1
 8002112:	d1f1      	bne.n	80020f8 <commandReaderEntry+0x8>
    	//SEGGER_SYSVIEW_PrintfHost("%d \n", command[1]);
    	//SEGGER_SYSVIEW_PrintfHost("%p \n", (void*)command);
    	//SEGGER_SYSVIEW_PrintfHost("%u \n", (void*)command);
    	//SEGGER_SYSVIEW_PrintfHost("%x \n", (void*)command);

    	SEGGER_SYSVIEW_PrintfHost("begin:");
 8002114:	4810      	ldr	r0, [pc, #64]	; (8002158 <commandReaderEntry+0x68>)
 8002116:	f7ff fc09 	bl	800192c <SEGGER_SYSVIEW_PrintfHost>
    	for(int i=0; i < 10; i++){
 800211a:	2300      	movs	r3, #0
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800211e:	e00b      	b.n	8002138 <commandReaderEntry+0x48>
    		SEGGER_SYSVIEW_PrintfHost("%d \n", command[i]);
 8002120:	f107 020c 	add.w	r2, r7, #12
 8002124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4619      	mov	r1, r3
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <commandReaderEntry+0x6c>)
 800212e:	f7ff fbfd 	bl	800192c <SEGGER_SYSVIEW_PrintfHost>
    	for(int i=0; i < 10; i++){
 8002132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002134:	3301      	adds	r3, #1
 8002136:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800213a:	2b09      	cmp	r3, #9
 800213c:	ddf0      	ble.n	8002120 <commandReaderEntry+0x30>
    	}
    	SEGGER_SYSVIEW_PrintfHost("end");
 800213e:	4808      	ldr	r0, [pc, #32]	; (8002160 <commandReaderEntry+0x70>)
 8002140:	f7ff fbf4 	bl	800192c <SEGGER_SYSVIEW_PrintfHost>
    	CheckCRC(command, 9);
 8002144:	f107 030c 	add.w	r3, r7, #12
 8002148:	2109      	movs	r1, #9
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff fce8 	bl	8001b20 <CheckCRC>
  {
 8002150:	e7d2      	b.n	80020f8 <commandReaderEntry+0x8>
 8002152:	bf00      	nop
 8002154:	20000ef8 	.word	0x20000ef8
 8002158:	0800eeec 	.word	0x0800eeec
 800215c:	0800eef4 	.word	0x0800eef4
 8002160:	0800eefc 	.word	0x0800eefc

08002164 <testCommandTimerEntry>:
  /* USER CODE END commandReaderEntry */
}

/* testCommandTimerEntry function */
void testCommandTimerEntry(void *argument)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN testCommandTimerEntry */
  //SEGGER_SYSVIEW_PrintfHost("sender");
  osDelay(1);
 800216c:	2001      	movs	r0, #1
 800216e:	f008 ffd9 	bl	800b124 <osDelay>
  //uint8_t *data = "Hello World from USB CDC\n";
  //xQueueSend(commandQueueHandle, data, 100);

  /* USER CODE END testCommandTimerEntry */
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a04      	ldr	r2, [pc, #16]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d101      	bne.n	8002192 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800218e:	f000 fac7 	bl	8002720 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40001000 	.word	0x40001000

080021a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021a4:	b672      	cpsid	i
}
 80021a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021a8:	e7fe      	b.n	80021a8 <Error_Handler+0x8>
	...

080021ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80021b2:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <HAL_MspInit+0x4c>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	4a10      	ldr	r2, [pc, #64]	; (80021f8 <HAL_MspInit+0x4c>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021bc:	6413      	str	r3, [r2, #64]	; 0x40
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_MspInit+0x4c>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <HAL_MspInit+0x4c>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <HAL_MspInit+0x4c>)
 80021d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d4:	6453      	str	r3, [r2, #68]	; 0x44
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <HAL_MspInit+0x4c>)
 80021d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021de:	603b      	str	r3, [r7, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021e2:	2200      	movs	r2, #0
 80021e4:	210f      	movs	r1, #15
 80021e6:	f06f 0001 	mvn.w	r0, #1
 80021ea:	f000 fb95 	bl	8002918 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023800 	.word	0x40023800

080021fc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08e      	sub	sp, #56	; 0x38
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a4e      	ldr	r2, [pc, #312]	; (8002354 <HAL_ETH_MspInit+0x158>)
 800221a:	4293      	cmp	r3, r2
 800221c:	f040 8096 	bne.w	800234c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002220:	4b4d      	ldr	r3, [pc, #308]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	4a4c      	ldr	r2, [pc, #304]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002226:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800222a:	6313      	str	r3, [r2, #48]	; 0x30
 800222c:	4b4a      	ldr	r3, [pc, #296]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002234:	623b      	str	r3, [r7, #32]
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	4b47      	ldr	r3, [pc, #284]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800223a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223c:	4a46      	ldr	r2, [pc, #280]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800223e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002242:	6313      	str	r3, [r2, #48]	; 0x30
 8002244:	4b44      	ldr	r3, [pc, #272]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4b41      	ldr	r3, [pc, #260]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002254:	4a40      	ldr	r2, [pc, #256]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002256:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800225a:	6313      	str	r3, [r2, #48]	; 0x30
 800225c:	4b3e      	ldr	r3, [pc, #248]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800225e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002260:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002268:	4b3b      	ldr	r3, [pc, #236]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	4a3a      	ldr	r2, [pc, #232]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	6313      	str	r3, [r2, #48]	; 0x30
 8002274:	4b38      	ldr	r3, [pc, #224]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002280:	4b35      	ldr	r3, [pc, #212]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002284:	4a34      	ldr	r2, [pc, #208]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6313      	str	r3, [r2, #48]	; 0x30
 800228c:	4b32      	ldr	r3, [pc, #200]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	f003 0301 	and.w	r3, r3, #1
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002298:	4b2f      	ldr	r3, [pc, #188]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800229a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229c:	4a2e      	ldr	r2, [pc, #184]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 800229e:	f043 0302 	orr.w	r3, r3, #2
 80022a2:	6313      	str	r3, [r2, #48]	; 0x30
 80022a4:	4b2c      	ldr	r3, [pc, #176]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 80022a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022b0:	4b29      	ldr	r3, [pc, #164]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 80022b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b4:	4a28      	ldr	r2, [pc, #160]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 80022b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022ba:	6313      	str	r3, [r2, #48]	; 0x30
 80022bc:	4b26      	ldr	r3, [pc, #152]	; (8002358 <HAL_ETH_MspInit+0x15c>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80022c8:	2332      	movs	r3, #50	; 0x32
 80022ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022d8:	230b      	movs	r3, #11
 80022da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e0:	4619      	mov	r1, r3
 80022e2:	481e      	ldr	r0, [pc, #120]	; (800235c <HAL_ETH_MspInit+0x160>)
 80022e4:	f000 fe68 	bl	8002fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022e8:	2386      	movs	r3, #134	; 0x86
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f4:	2303      	movs	r3, #3
 80022f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022f8:	230b      	movs	r3, #11
 80022fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002300:	4619      	mov	r1, r3
 8002302:	4817      	ldr	r0, [pc, #92]	; (8002360 <HAL_ETH_MspInit+0x164>)
 8002304:	f000 fe58 	bl	8002fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002308:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002316:	2303      	movs	r3, #3
 8002318:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800231a:	230b      	movs	r3, #11
 800231c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800231e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002322:	4619      	mov	r1, r3
 8002324:	480f      	ldr	r0, [pc, #60]	; (8002364 <HAL_ETH_MspInit+0x168>)
 8002326:	f000 fe47 	bl	8002fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800232a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002338:	2303      	movs	r3, #3
 800233a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800233c:	230b      	movs	r3, #11
 800233e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002340:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002344:	4619      	mov	r1, r3
 8002346:	4808      	ldr	r0, [pc, #32]	; (8002368 <HAL_ETH_MspInit+0x16c>)
 8002348:	f000 fe36 	bl	8002fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800234c:	bf00      	nop
 800234e:	3738      	adds	r7, #56	; 0x38
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40028000 	.word	0x40028000
 8002358:	40023800 	.word	0x40023800
 800235c:	40020800 	.word	0x40020800
 8002360:	40020000 	.word	0x40020000
 8002364:	40020400 	.word	0x40020400
 8002368:	40021800 	.word	0x40021800

0800236c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0a      	ldr	r2, [pc, #40]	; (80023a4 <HAL_TIM_Base_MspInit+0x38>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10b      	bne.n	8002396 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <HAL_TIM_Base_MspInit+0x3c>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <HAL_TIM_Base_MspInit+0x3c>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6453      	str	r3, [r2, #68]	; 0x44
 800238a:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <HAL_TIM_Base_MspInit+0x3c>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	40010000 	.word	0x40010000
 80023a8:	40023800 	.word	0x40023800

080023ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 030c 	add.w	r3, r7, #12
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a11      	ldr	r2, [pc, #68]	; (8002410 <HAL_TIM_MspPostInit+0x64>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d11c      	bne.n	8002408 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_TIM_MspPostInit+0x68>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	4a10      	ldr	r2, [pc, #64]	; (8002414 <HAL_TIM_MspPostInit+0x68>)
 80023d4:	f043 0310 	orr.w	r3, r3, #16
 80023d8:	6313      	str	r3, [r2, #48]	; 0x30
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <HAL_TIM_MspPostInit+0x68>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	f003 0310 	and.w	r3, r3, #16
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023f8:	2301      	movs	r3, #1
 80023fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023fc:	f107 030c 	add.w	r3, r7, #12
 8002400:	4619      	mov	r1, r3
 8002402:	4805      	ldr	r0, [pc, #20]	; (8002418 <HAL_TIM_MspPostInit+0x6c>)
 8002404:	f000 fdd8 	bl	8002fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002408:	bf00      	nop
 800240a:	3720      	adds	r7, #32
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40010000 	.word	0x40010000
 8002414:	40023800 	.word	0x40023800
 8002418:	40021000 	.word	0x40021000

0800241c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b0ae      	sub	sp, #184	; 0xb8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002424:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	2290      	movs	r2, #144	; 0x90
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f00c fc01 	bl	800ec44 <memset>
  if(huart->Instance==USART3)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a22      	ldr	r2, [pc, #136]	; (80024d0 <HAL_UART_MspInit+0xb4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d13c      	bne.n	80024c6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800244c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002450:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002452:	2300      	movs	r3, #0
 8002454:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002456:	f107 0314 	add.w	r3, r7, #20
 800245a:	4618      	mov	r0, r3
 800245c:	f002 ffaa 	bl	80053b4 <HAL_RCCEx_PeriphCLKConfig>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002466:	f7ff fe9b 	bl	80021a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 8002470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002474:	6413      	str	r3, [r2, #64]	; 0x40
 8002476:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002486:	4a13      	ldr	r2, [pc, #76]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 8002488:	f043 0308 	orr.w	r3, r3, #8
 800248c:	6313      	str	r3, [r2, #48]	; 0x30
 800248e:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <HAL_UART_MspInit+0xb8>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800249a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800249e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024b4:	2307      	movs	r3, #7
 80024b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024be:	4619      	mov	r1, r3
 80024c0:	4805      	ldr	r0, [pc, #20]	; (80024d8 <HAL_UART_MspInit+0xbc>)
 80024c2:	f000 fd79 	bl	8002fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80024c6:	bf00      	nop
 80024c8:	37b8      	adds	r7, #184	; 0xb8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40004800 	.word	0x40004800
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020c00 	.word	0x40020c00

080024dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08e      	sub	sp, #56	; 0x38
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80024ec:	4b33      	ldr	r3, [pc, #204]	; (80025bc <HAL_InitTick+0xe0>)
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	4a32      	ldr	r2, [pc, #200]	; (80025bc <HAL_InitTick+0xe0>)
 80024f2:	f043 0310 	orr.w	r3, r3, #16
 80024f6:	6413      	str	r3, [r2, #64]	; 0x40
 80024f8:	4b30      	ldr	r3, [pc, #192]	; (80025bc <HAL_InitTick+0xe0>)
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002504:	f107 0210 	add.w	r2, r7, #16
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	4611      	mov	r1, r2
 800250e:	4618      	mov	r0, r3
 8002510:	f002 ff1e 	bl	8005350 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800251e:	f002 feef 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8002522:	6378      	str	r0, [r7, #52]	; 0x34
 8002524:	e004      	b.n	8002530 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002526:	f002 feeb 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 800252a:	4603      	mov	r3, r0
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002532:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <HAL_InitTick+0xe4>)
 8002534:	fba2 2303 	umull	r2, r3, r2, r3
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	3b01      	subs	r3, #1
 800253c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800253e:	4b21      	ldr	r3, [pc, #132]	; (80025c4 <HAL_InitTick+0xe8>)
 8002540:	4a21      	ldr	r2, [pc, #132]	; (80025c8 <HAL_InitTick+0xec>)
 8002542:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002544:	4b1f      	ldr	r3, [pc, #124]	; (80025c4 <HAL_InitTick+0xe8>)
 8002546:	f240 32e7 	movw	r2, #999	; 0x3e7
 800254a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800254c:	4a1d      	ldr	r2, [pc, #116]	; (80025c4 <HAL_InitTick+0xe8>)
 800254e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002550:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002552:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <HAL_InitTick+0xe8>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002558:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <HAL_InitTick+0xe8>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800255e:	4b19      	ldr	r3, [pc, #100]	; (80025c4 <HAL_InitTick+0xe8>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002564:	4817      	ldr	r0, [pc, #92]	; (80025c4 <HAL_InitTick+0xe8>)
 8002566:	f003 fb4d 	bl	8005c04 <HAL_TIM_Base_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002570:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002574:	2b00      	cmp	r3, #0
 8002576:	d11b      	bne.n	80025b0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002578:	4812      	ldr	r0, [pc, #72]	; (80025c4 <HAL_InitTick+0xe8>)
 800257a:	f003 fb9b 	bl	8005cb4 <HAL_TIM_Base_Start_IT>
 800257e:	4603      	mov	r3, r0
 8002580:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002584:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002588:	2b00      	cmp	r3, #0
 800258a:	d111      	bne.n	80025b0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800258c:	2036      	movs	r0, #54	; 0x36
 800258e:	f000 f9df 	bl	8002950 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b0f      	cmp	r3, #15
 8002596:	d808      	bhi.n	80025aa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002598:	2200      	movs	r2, #0
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	2036      	movs	r0, #54	; 0x36
 800259e:	f000 f9bb 	bl	8002918 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025a2:	4a0a      	ldr	r2, [pc, #40]	; (80025cc <HAL_InitTick+0xf0>)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6013      	str	r3, [r2, #0]
 80025a8:	e002      	b.n	80025b0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80025b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3738      	adds	r7, #56	; 0x38
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40023800 	.word	0x40023800
 80025c0:	431bde83 	.word	0x431bde83
 80025c4:	20000f08 	.word	0x20000f08
 80025c8:	40001000 	.word	0x40001000
 80025cc:	20000004 	.word	0x20000004

080025d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025d4:	e7fe      	b.n	80025d4 <NMI_Handler+0x4>

080025d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025da:	e7fe      	b.n	80025da <HardFault_Handler+0x4>

080025dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025e0:	e7fe      	b.n	80025e0 <MemManage_Handler+0x4>

080025e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025e2:	b480      	push	{r7}
 80025e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025e6:	e7fe      	b.n	80025e6 <BusFault_Handler+0x4>

080025e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ec:	e7fe      	b.n	80025ec <UsageFault_Handler+0x4>

080025ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002600:	4802      	ldr	r0, [pc, #8]	; (800260c <TIM6_DAC_IRQHandler+0x10>)
 8002602:	f003 fc30 	bl	8005e66 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000f08 	.word	0x20000f08

08002610 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <OTG_FS_IRQHandler+0x10>)
 8002616:	f000 fff4 	bl	8003602 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20006e1c 	.word	0x20006e1c

08002624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800262c:	4a14      	ldr	r2, [pc, #80]	; (8002680 <_sbrk+0x5c>)
 800262e:	4b15      	ldr	r3, [pc, #84]	; (8002684 <_sbrk+0x60>)
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002638:	4b13      	ldr	r3, [pc, #76]	; (8002688 <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d102      	bne.n	8002646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002640:	4b11      	ldr	r3, [pc, #68]	; (8002688 <_sbrk+0x64>)
 8002642:	4a12      	ldr	r2, [pc, #72]	; (800268c <_sbrk+0x68>)
 8002644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	429a      	cmp	r2, r3
 8002652:	d207      	bcs.n	8002664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002654:	f00c fb64 	bl	800ed20 <__errno>
 8002658:	4603      	mov	r3, r0
 800265a:	220c      	movs	r2, #12
 800265c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	e009      	b.n	8002678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002664:	4b08      	ldr	r3, [pc, #32]	; (8002688 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266a:	4b07      	ldr	r3, [pc, #28]	; (8002688 <_sbrk+0x64>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4413      	add	r3, r2
 8002672:	4a05      	ldr	r2, [pc, #20]	; (8002688 <_sbrk+0x64>)
 8002674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002676:	68fb      	ldr	r3, [r7, #12]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20080000 	.word	0x20080000
 8002684:	00000400 	.word	0x00000400
 8002688:	20000f54 	.word	0x20000f54
 800268c:	20007470 	.word	0x20007470

08002690 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <SystemInit+0x20>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269a:	4a05      	ldr	r2, [pc, #20]	; (80026b0 <SystemInit+0x20>)
 800269c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80026b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026b8:	480d      	ldr	r0, [pc, #52]	; (80026f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026ba:	490e      	ldr	r1, [pc, #56]	; (80026f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026bc:	4a0e      	ldr	r2, [pc, #56]	; (80026f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a0b      	ldr	r2, [pc, #44]	; (80026fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026d0:	4c0b      	ldr	r4, [pc, #44]	; (8002700 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026de:	f7ff ffd7 	bl	8002690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026e2:	f00c fb23 	bl	800ed2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026e6:	f7ff fa4d 	bl	8001b84 <main>
  bx  lr    
 80026ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026ec:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80026f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f4:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80026f8:	0800f424 	.word	0x0800f424
  ldr r2, =_sbss
 80026fc:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 8002700:	2000746c 	.word	0x2000746c

08002704 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002704:	e7fe      	b.n	8002704 <ADC_IRQHandler>

08002706 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800270a:	2003      	movs	r0, #3
 800270c:	f000 f8f9 	bl	8002902 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002710:	200f      	movs	r0, #15
 8002712:	f7ff fee3 	bl	80024dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002716:	f7ff fd49 	bl	80021ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002724:	4b06      	ldr	r3, [pc, #24]	; (8002740 <HAL_IncTick+0x20>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <HAL_IncTick+0x24>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4413      	add	r3, r2
 8002730:	4a04      	ldr	r2, [pc, #16]	; (8002744 <HAL_IncTick+0x24>)
 8002732:	6013      	str	r3, [r2, #0]
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000008 	.word	0x20000008
 8002744:	20000f58 	.word	0x20000f58

08002748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return uwTick;
 800274c:	4b03      	ldr	r3, [pc, #12]	; (800275c <HAL_GetTick+0x14>)
 800274e:	681b      	ldr	r3, [r3, #0]
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	20000f58 	.word	0x20000f58

08002760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002768:	f7ff ffee 	bl	8002748 <HAL_GetTick>
 800276c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002778:	d005      	beq.n	8002786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800277a:	4b0a      	ldr	r3, [pc, #40]	; (80027a4 <HAL_Delay+0x44>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4413      	add	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002786:	bf00      	nop
 8002788:	f7ff ffde 	bl	8002748 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	429a      	cmp	r2, r3
 8002796:	d8f7      	bhi.n	8002788 <HAL_Delay+0x28>
  {
  }
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000008 	.word	0x20000008

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <__NVIC_SetPriorityGrouping+0x40>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027d6:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <__NVIC_SetPriorityGrouping+0x40>)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	60d3      	str	r3, [r2, #12]
}
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr
 80027e8:	e000ed00 	.word	0xe000ed00
 80027ec:	05fa0000 	.word	0x05fa0000

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	; (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b00      	cmp	r3, #0
 800281c:	db0b      	blt.n	8002836 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	4907      	ldr	r1, [pc, #28]	; (8002844 <__NVIC_EnableIRQ+0x38>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2001      	movs	r0, #1
 800282e:	fa00 f202 	lsl.w	r2, r0, r2
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000e100 	.word	0xe000e100

08002848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	6039      	str	r1, [r7, #0]
 8002852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	db0a      	blt.n	8002872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	490c      	ldr	r1, [pc, #48]	; (8002894 <__NVIC_SetPriority+0x4c>)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	0112      	lsls	r2, r2, #4
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	440b      	add	r3, r1
 800286c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002870:	e00a      	b.n	8002888 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4908      	ldr	r1, [pc, #32]	; (8002898 <__NVIC_SetPriority+0x50>)
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3b04      	subs	r3, #4
 8002880:	0112      	lsls	r2, r2, #4
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	440b      	add	r3, r1
 8002886:	761a      	strb	r2, [r3, #24]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000e100 	.word	0xe000e100
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	; 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f1c3 0307 	rsb	r3, r3, #7
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	bf28      	it	cs
 80028ba:	2304      	movcs	r3, #4
 80028bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3304      	adds	r3, #4
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	d902      	bls.n	80028cc <NVIC_EncodePriority+0x30>
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3b03      	subs	r3, #3
 80028ca:	e000      	b.n	80028ce <NVIC_EncodePriority+0x32>
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d0:	f04f 32ff 	mov.w	r2, #4294967295
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43da      	mvns	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	401a      	ands	r2, r3
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e4:	f04f 31ff 	mov.w	r1, #4294967295
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	43d9      	mvns	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	4313      	orrs	r3, r2
         );
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3724      	adds	r7, #36	; 0x24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff ff4c 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 8002910:	bf00      	nop
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800292a:	f7ff ff61 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 800292e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	68b9      	ldr	r1, [r7, #8]
 8002934:	6978      	ldr	r0, [r7, #20]
 8002936:	f7ff ffb1 	bl	800289c <NVIC_EncodePriority>
 800293a:	4602      	mov	r2, r0
 800293c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002940:	4611      	mov	r1, r2
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff80 	bl	8002848 <__NVIC_SetPriority>
}
 8002948:	bf00      	nop
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff ff54 	bl	800280c <__NVIC_EnableIRQ>
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e06a      	b.n	8002a54 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002984:	2b00      	cmp	r3, #0
 8002986:	d106      	bne.n	8002996 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2223      	movs	r2, #35	; 0x23
 800298c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff fc33 	bl	80021fc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002996:	4b31      	ldr	r3, [pc, #196]	; (8002a5c <HAL_ETH_Init+0xf0>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	4a30      	ldr	r2, [pc, #192]	; (8002a5c <HAL_ETH_Init+0xf0>)
 800299c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a0:	6453      	str	r3, [r2, #68]	; 0x44
 80029a2:	4b2e      	ldr	r3, [pc, #184]	; (8002a5c <HAL_ETH_Init+0xf0>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80029ae:	4b2c      	ldr	r3, [pc, #176]	; (8002a60 <HAL_ETH_Init+0xf4>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4a2b      	ldr	r2, [pc, #172]	; (8002a60 <HAL_ETH_Init+0xf4>)
 80029b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029b8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80029ba:	4b29      	ldr	r3, [pc, #164]	; (8002a60 <HAL_ETH_Init+0xf4>)
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	4927      	ldr	r1, [pc, #156]	; (8002a60 <HAL_ETH_Init+0xf4>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80029c8:	4b25      	ldr	r3, [pc, #148]	; (8002a60 <HAL_ETH_Init+0xf4>)
 80029ca:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	f043 0301 	orr.w	r3, r3, #1
 80029de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80029e2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029e4:	f7ff feb0 	bl	8002748 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029ea:	e011      	b.n	8002a10 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80029ec:	f7ff feac 	bl	8002748 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029fa:	d909      	bls.n	8002a10 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2204      	movs	r2, #4
 8002a00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	22e0      	movs	r2, #224	; 0xe0
 8002a08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e021      	b.n	8002a54 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1e4      	bne.n	80029ec <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f958 	bl	8002cd8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f9ff 	bl	8002e2c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 fa55 	bl	8002ede <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f9bd 	bl	8002dbc <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2210      	movs	r2, #16
 8002a4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40013800 	.word	0x40013800

08002a64 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4b51      	ldr	r3, [pc, #324]	; (8002bc0 <ETH_SetMACConfig+0x15c>)
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	7c1b      	ldrb	r3, [r3, #16]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d102      	bne.n	8002a8c <ETH_SetMACConfig+0x28>
 8002a86:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a8a:	e000      	b.n	8002a8e <ETH_SetMACConfig+0x2a>
 8002a8c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	7c5b      	ldrb	r3, [r3, #17]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d102      	bne.n	8002a9c <ETH_SetMACConfig+0x38>
 8002a96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a9a:	e000      	b.n	8002a9e <ETH_SetMACConfig+0x3a>
 8002a9c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a9e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002aa4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	7fdb      	ldrb	r3, [r3, #31]
 8002aaa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002aac:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002ab2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	7f92      	ldrb	r2, [r2, #30]
 8002ab8:	2a00      	cmp	r2, #0
 8002aba:	d102      	bne.n	8002ac2 <ETH_SetMACConfig+0x5e>
 8002abc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ac0:	e000      	b.n	8002ac4 <ETH_SetMACConfig+0x60>
 8002ac2:	2200      	movs	r2, #0
                        macconf->Speed |
 8002ac4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	7f1b      	ldrb	r3, [r3, #28]
 8002aca:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002acc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ad2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	791b      	ldrb	r3, [r3, #4]
 8002ad8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002ada:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002ae2:	2a00      	cmp	r2, #0
 8002ae4:	d102      	bne.n	8002aec <ETH_SetMACConfig+0x88>
 8002ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aea:	e000      	b.n	8002aee <ETH_SetMACConfig+0x8a>
 8002aec:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002aee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	7bdb      	ldrb	r3, [r3, #15]
 8002af4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002af6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002afc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b04:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b06:	4313      	orrs	r3, r2
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b1e:	2001      	movs	r0, #1
 8002b20:	f7ff fe1e 	bl	8002760 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b42:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002b4a:	2a00      	cmp	r2, #0
 8002b4c:	d101      	bne.n	8002b52 <ETH_SetMACConfig+0xee>
 8002b4e:	2280      	movs	r2, #128	; 0x80
 8002b50:	e000      	b.n	8002b54 <ETH_SetMACConfig+0xf0>
 8002b52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b54:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002b62:	2a01      	cmp	r2, #1
 8002b64:	d101      	bne.n	8002b6a <ETH_SetMACConfig+0x106>
 8002b66:	2208      	movs	r2, #8
 8002b68:	e000      	b.n	8002b6c <ETH_SetMACConfig+0x108>
 8002b6a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002b6c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002b74:	2a01      	cmp	r2, #1
 8002b76:	d101      	bne.n	8002b7c <ETH_SetMACConfig+0x118>
 8002b78:	2204      	movs	r2, #4
 8002b7a:	e000      	b.n	8002b7e <ETH_SetMACConfig+0x11a>
 8002b7c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b7e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002b86:	2a01      	cmp	r2, #1
 8002b88:	d101      	bne.n	8002b8e <ETH_SetMACConfig+0x12a>
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	e000      	b.n	8002b90 <ETH_SetMACConfig+0x12c>
 8002b8e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b90:	4313      	orrs	r3, r2
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ba8:	2001      	movs	r0, #1
 8002baa:	f7ff fdd9 	bl	8002760 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	619a      	str	r2, [r3, #24]
}
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	ff20810f 	.word	0xff20810f

08002bc4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	4b3d      	ldr	r3, [pc, #244]	; (8002cd4 <ETH_SetDMAConfig+0x110>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	7b1b      	ldrb	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d102      	bne.n	8002bf0 <ETH_SetDMAConfig+0x2c>
 8002bea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002bee:	e000      	b.n	8002bf2 <ETH_SetDMAConfig+0x2e>
 8002bf0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	7b5b      	ldrb	r3, [r3, #13]
 8002bf6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002bf8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	7f52      	ldrb	r2, [r2, #29]
 8002bfe:	2a00      	cmp	r2, #0
 8002c00:	d102      	bne.n	8002c08 <ETH_SetDMAConfig+0x44>
 8002c02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002c06:	e000      	b.n	8002c0a <ETH_SetDMAConfig+0x46>
 8002c08:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002c0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	7b9b      	ldrb	r3, [r3, #14]
 8002c10:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002c12:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c18:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	7f1b      	ldrb	r3, [r3, #28]
 8002c1e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002c20:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	7f9b      	ldrb	r3, [r3, #30]
 8002c26:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c28:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c2e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c36:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c48:	461a      	mov	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f7ff fd80 	bl	8002760 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c68:	461a      	mov	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	791b      	ldrb	r3, [r3, #4]
 8002c72:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c78:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002c7e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c84:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c8c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002c8e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c94:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c96:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c9c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6812      	ldr	r2, [r2, #0]
 8002ca2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ca6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002caa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cb8:	2001      	movs	r0, #1
 8002cba:	f7ff fd51 	bl	8002760 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6013      	str	r3, [r2, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	f8de3f23 	.word	0xf8de3f23

08002cd8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b0a6      	sub	sp, #152	; 0x98
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002cec:	2300      	movs	r3, #0
 8002cee:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002d02:	2301      	movs	r3, #1
 8002d04:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002d14:	2300      	movs	r3, #0
 8002d16:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002d22:	2300      	movs	r3, #0
 8002d24:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002d34:	2300      	movs	r3, #0
 8002d36:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002d3a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d3e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002d40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d44:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002d46:	2300      	movs	r3, #0
 8002d48:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002d4c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d50:	4619      	mov	r1, r3
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fe86 	bl	8002a64 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002d60:	2301      	movs	r3, #1
 8002d62:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002d66:	2301      	movs	r3, #1
 8002d68:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002d74:	2300      	movs	r3, #0
 8002d76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002d84:	2301      	movs	r3, #1
 8002d86:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002d88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d8c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002d8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d92:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002d94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d98:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002da4:	2300      	movs	r3, #0
 8002da6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002da8:	f107 0308 	add.w	r3, r7, #8
 8002dac:	4619      	mov	r1, r3
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff ff08 	bl	8002bc4 <ETH_SetDMAConfig>
}
 8002db4:	bf00      	nop
 8002db6:	3798      	adds	r7, #152	; 0x98
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3305      	adds	r3, #5
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	021b      	lsls	r3, r3, #8
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	3204      	adds	r2, #4
 8002dd4:	7812      	ldrb	r2, [r2, #0]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <ETH_MACAddressConfig+0x68>)
 8002dde:	4413      	add	r3, r2
 8002de0:	461a      	mov	r2, r3
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3303      	adds	r3, #3
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	061a      	lsls	r2, r3, #24
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3302      	adds	r3, #2
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	041b      	lsls	r3, r3, #16
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	021b      	lsls	r3, r3, #8
 8002e00:	4313      	orrs	r3, r2
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	7812      	ldrb	r2, [r2, #0]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <ETH_MACAddressConfig+0x6c>)
 8002e0e:	4413      	add	r3, r2
 8002e10:	461a      	mov	r2, r3
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	6013      	str	r3, [r2, #0]
}
 8002e16:	bf00      	nop
 8002e18:	371c      	adds	r7, #28
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	40028040 	.word	0x40028040
 8002e28:	40028044 	.word	0x40028044

08002e2c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	e03e      	b.n	8002eb8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68d9      	ldr	r1, [r3, #12]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	440b      	add	r3, r1
 8002e4a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2200      	movs	r2, #0
 8002e56:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2200      	movs	r2, #0
 8002e62:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002e64:	68b9      	ldr	r1, [r7, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	3206      	adds	r2, #6
 8002e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d80c      	bhi.n	8002e9c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68d9      	ldr	r1, [r3, #12]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	00db      	lsls	r3, r3, #3
 8002e92:	440b      	add	r3, r1
 8002e94:	461a      	mov	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	e004      	b.n	8002ea6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d9bd      	bls.n	8002e3a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68da      	ldr	r2, [r3, #12]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ed0:	611a      	str	r2, [r3, #16]
}
 8002ed2:	bf00      	nop
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b085      	sub	sp, #20
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	e046      	b.n	8002f7a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6919      	ldr	r1, [r3, #16]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	440b      	add	r3, r1
 8002efc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2200      	movs	r2, #0
 8002f08:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2200      	movs	r2, #0
 8002f14:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f28:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002f30:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002f3e:	68b9      	ldr	r1, [r7, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	3212      	adds	r2, #18
 8002f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d80c      	bhi.n	8002f6a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6919      	ldr	r1, [r3, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	440b      	add	r3, r1
 8002f62:	461a      	mov	r2, r3
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	60da      	str	r2, [r3, #12]
 8002f68:	e004      	b.n	8002f74 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	3301      	adds	r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d9b5      	bls.n	8002eec <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002faa:	60da      	str	r2, [r3, #12]
}
 8002fac:	bf00      	nop
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	; 0x24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
 8002fd6:	e175      	b.n	80032c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002fd8:	2201      	movs	r2, #1
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	f040 8164 	bne.w	80032be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 0303 	and.w	r3, r3, #3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d005      	beq.n	800300e <HAL_GPIO_Init+0x56>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d130      	bne.n	8003070 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	2203      	movs	r2, #3
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003044:	2201      	movs	r2, #1
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4013      	ands	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	091b      	lsrs	r3, r3, #4
 800305a:	f003 0201 	and.w	r2, r3, #1
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f003 0303 	and.w	r3, r3, #3
 8003078:	2b03      	cmp	r3, #3
 800307a:	d017      	beq.n	80030ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	2203      	movs	r2, #3
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4013      	ands	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d123      	bne.n	8003100 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	08da      	lsrs	r2, r3, #3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3208      	adds	r2, #8
 80030c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	220f      	movs	r2, #15
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	43db      	mvns	r3, r3
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	4013      	ands	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	08da      	lsrs	r2, r3, #3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3208      	adds	r2, #8
 80030fa:	69b9      	ldr	r1, [r7, #24]
 80030fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	2203      	movs	r2, #3
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4013      	ands	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f003 0203 	and.w	r2, r3, #3
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	4313      	orrs	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 80be 	beq.w	80032be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003142:	4b66      	ldr	r3, [pc, #408]	; (80032dc <HAL_GPIO_Init+0x324>)
 8003144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003146:	4a65      	ldr	r2, [pc, #404]	; (80032dc <HAL_GPIO_Init+0x324>)
 8003148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800314c:	6453      	str	r3, [r2, #68]	; 0x44
 800314e:	4b63      	ldr	r3, [pc, #396]	; (80032dc <HAL_GPIO_Init+0x324>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003156:	60fb      	str	r3, [r7, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800315a:	4a61      	ldr	r2, [pc, #388]	; (80032e0 <HAL_GPIO_Init+0x328>)
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	089b      	lsrs	r3, r3, #2
 8003160:	3302      	adds	r3, #2
 8003162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	220f      	movs	r2, #15
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43db      	mvns	r3, r3
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	4013      	ands	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a58      	ldr	r2, [pc, #352]	; (80032e4 <HAL_GPIO_Init+0x32c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d037      	beq.n	80031f6 <HAL_GPIO_Init+0x23e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a57      	ldr	r2, [pc, #348]	; (80032e8 <HAL_GPIO_Init+0x330>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d031      	beq.n	80031f2 <HAL_GPIO_Init+0x23a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a56      	ldr	r2, [pc, #344]	; (80032ec <HAL_GPIO_Init+0x334>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d02b      	beq.n	80031ee <HAL_GPIO_Init+0x236>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a55      	ldr	r2, [pc, #340]	; (80032f0 <HAL_GPIO_Init+0x338>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d025      	beq.n	80031ea <HAL_GPIO_Init+0x232>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a54      	ldr	r2, [pc, #336]	; (80032f4 <HAL_GPIO_Init+0x33c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d01f      	beq.n	80031e6 <HAL_GPIO_Init+0x22e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a53      	ldr	r2, [pc, #332]	; (80032f8 <HAL_GPIO_Init+0x340>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d019      	beq.n	80031e2 <HAL_GPIO_Init+0x22a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a52      	ldr	r2, [pc, #328]	; (80032fc <HAL_GPIO_Init+0x344>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d013      	beq.n	80031de <HAL_GPIO_Init+0x226>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a51      	ldr	r2, [pc, #324]	; (8003300 <HAL_GPIO_Init+0x348>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d00d      	beq.n	80031da <HAL_GPIO_Init+0x222>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a50      	ldr	r2, [pc, #320]	; (8003304 <HAL_GPIO_Init+0x34c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d007      	beq.n	80031d6 <HAL_GPIO_Init+0x21e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4f      	ldr	r2, [pc, #316]	; (8003308 <HAL_GPIO_Init+0x350>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d101      	bne.n	80031d2 <HAL_GPIO_Init+0x21a>
 80031ce:	2309      	movs	r3, #9
 80031d0:	e012      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031d2:	230a      	movs	r3, #10
 80031d4:	e010      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031d6:	2308      	movs	r3, #8
 80031d8:	e00e      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031da:	2307      	movs	r3, #7
 80031dc:	e00c      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031de:	2306      	movs	r3, #6
 80031e0:	e00a      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031e2:	2305      	movs	r3, #5
 80031e4:	e008      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031e6:	2304      	movs	r3, #4
 80031e8:	e006      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031ea:	2303      	movs	r3, #3
 80031ec:	e004      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e002      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <HAL_GPIO_Init+0x240>
 80031f6:	2300      	movs	r3, #0
 80031f8:	69fa      	ldr	r2, [r7, #28]
 80031fa:	f002 0203 	and.w	r2, r2, #3
 80031fe:	0092      	lsls	r2, r2, #2
 8003200:	4093      	lsls	r3, r2
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4313      	orrs	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003208:	4935      	ldr	r1, [pc, #212]	; (80032e0 <HAL_GPIO_Init+0x328>)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	089b      	lsrs	r3, r3, #2
 800320e:	3302      	adds	r3, #2
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003216:	4b3d      	ldr	r3, [pc, #244]	; (800330c <HAL_GPIO_Init+0x354>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800323a:	4a34      	ldr	r2, [pc, #208]	; (800330c <HAL_GPIO_Init+0x354>)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003240:	4b32      	ldr	r3, [pc, #200]	; (800330c <HAL_GPIO_Init+0x354>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003264:	4a29      	ldr	r2, [pc, #164]	; (800330c <HAL_GPIO_Init+0x354>)
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800326a:	4b28      	ldr	r3, [pc, #160]	; (800330c <HAL_GPIO_Init+0x354>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800328e:	4a1f      	ldr	r2, [pc, #124]	; (800330c <HAL_GPIO_Init+0x354>)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003294:	4b1d      	ldr	r3, [pc, #116]	; (800330c <HAL_GPIO_Init+0x354>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032b8:	4a14      	ldr	r2, [pc, #80]	; (800330c <HAL_GPIO_Init+0x354>)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3301      	adds	r3, #1
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	2b0f      	cmp	r3, #15
 80032c8:	f67f ae86 	bls.w	8002fd8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80032cc:	bf00      	nop
 80032ce:	bf00      	nop
 80032d0:	3724      	adds	r7, #36	; 0x24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40013800 	.word	0x40013800
 80032e4:	40020000 	.word	0x40020000
 80032e8:	40020400 	.word	0x40020400
 80032ec:	40020800 	.word	0x40020800
 80032f0:	40020c00 	.word	0x40020c00
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40021400 	.word	0x40021400
 80032fc:	40021800 	.word	0x40021800
 8003300:	40021c00 	.word	0x40021c00
 8003304:	40022000 	.word	0x40022000
 8003308:	40022400 	.word	0x40022400
 800330c:	40013c00 	.word	0x40013c00

08003310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	460b      	mov	r3, r1
 800331a:	807b      	strh	r3, [r7, #2]
 800331c:	4613      	mov	r3, r2
 800331e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003320:	787b      	ldrb	r3, [r7, #1]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003326:	887a      	ldrh	r2, [r7, #2]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800332c:	e003      	b.n	8003336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800332e:	887b      	ldrh	r3, [r7, #2]
 8003330:	041a      	lsls	r2, r3, #16
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	619a      	str	r2, [r3, #24]
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003342:	b480      	push	{r7}
 8003344:	b085      	sub	sp, #20
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
 800334a:	460b      	mov	r3, r1
 800334c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003354:	887a      	ldrh	r2, [r7, #2]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4013      	ands	r3, r2
 800335a:	041a      	lsls	r2, r3, #16
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	43d9      	mvns	r1, r3
 8003360:	887b      	ldrh	r3, [r7, #2]
 8003362:	400b      	ands	r3, r1
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	619a      	str	r2, [r3, #24]
}
 800336a:	bf00      	nop
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr

08003376 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003376:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003378:	b08f      	sub	sp, #60	; 0x3c
 800337a:	af0a      	add	r7, sp, #40	; 0x28
 800337c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e116      	b.n	80035b6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f00b f814 	bl	800e3d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2203      	movs	r2, #3
 80033ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d102      	bne.n	80033c2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f004 faa7 	bl	800791a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	603b      	str	r3, [r7, #0]
 80033d2:	687e      	ldr	r6, [r7, #4]
 80033d4:	466d      	mov	r5, sp
 80033d6:	f106 0410 	add.w	r4, r6, #16
 80033da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80033ea:	1d33      	adds	r3, r6, #4
 80033ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033ee:	6838      	ldr	r0, [r7, #0]
 80033f0:	f004 f988 	bl	8007704 <USB_CoreInit>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d005      	beq.n	8003406 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2202      	movs	r2, #2
 80033fe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e0d7      	b.n	80035b6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f004 fa95 	bl	800793c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
 8003416:	e04a      	b.n	80034ae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003418:	7bfa      	ldrb	r2, [r7, #15]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	4413      	add	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	333d      	adds	r3, #61	; 0x3d
 8003428:	2201      	movs	r2, #1
 800342a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	333c      	adds	r3, #60	; 0x3c
 800343c:	7bfa      	ldrb	r2, [r7, #15]
 800343e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003440:	7bfa      	ldrb	r2, [r7, #15]
 8003442:	7bfb      	ldrb	r3, [r7, #15]
 8003444:	b298      	uxth	r0, r3
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	3344      	adds	r3, #68	; 0x44
 8003454:	4602      	mov	r2, r0
 8003456:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003458:	7bfa      	ldrb	r2, [r7, #15]
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	4613      	mov	r3, r2
 800345e:	00db      	lsls	r3, r3, #3
 8003460:	4413      	add	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	440b      	add	r3, r1
 8003466:	3340      	adds	r3, #64	; 0x40
 8003468:	2200      	movs	r2, #0
 800346a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800346c:	7bfa      	ldrb	r2, [r7, #15]
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	4413      	add	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	3348      	adds	r3, #72	; 0x48
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003480:	7bfa      	ldrb	r2, [r7, #15]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	4413      	add	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	334c      	adds	r3, #76	; 0x4c
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003494:	7bfa      	ldrb	r2, [r7, #15]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	4613      	mov	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	4413      	add	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	3354      	adds	r3, #84	; 0x54
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
 80034aa:	3301      	adds	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
 80034ae:	7bfa      	ldrb	r2, [r7, #15]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d3af      	bcc.n	8003418 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034b8:	2300      	movs	r3, #0
 80034ba:	73fb      	strb	r3, [r7, #15]
 80034bc:	e044      	b.n	8003548 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034be:	7bfa      	ldrb	r2, [r7, #15]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	4413      	add	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034d4:	7bfa      	ldrb	r2, [r7, #15]
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	4613      	mov	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80034e6:	7bfa      	ldrb	r2, [r7, #15]
 80034e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034ea:	7bfa      	ldrb	r2, [r7, #15]
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003500:	7bfa      	ldrb	r2, [r7, #15]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	4413      	add	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003516:	7bfa      	ldrb	r2, [r7, #15]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	4413      	add	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800352c:	7bfa      	ldrb	r2, [r7, #15]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	4413      	add	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	3301      	adds	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
 8003548:	7bfa      	ldrb	r2, [r7, #15]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	429a      	cmp	r2, r3
 8003550:	d3b5      	bcc.n	80034be <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	687e      	ldr	r6, [r7, #4]
 800355a:	466d      	mov	r5, sp
 800355c:	f106 0410 	add.w	r4, r6, #16
 8003560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003564:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003568:	e894 0003 	ldmia.w	r4, {r0, r1}
 800356c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003570:	1d33      	adds	r3, r6, #4
 8003572:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003574:	6838      	ldr	r0, [r7, #0]
 8003576:	f004 fa2d 	bl	80079d4 <USB_DevInit>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e014      	b.n	80035b6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d102      	bne.n	80035aa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f001 f97b 	bl	80048a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f005 fb7b 	bl	8008caa <USB_DevDisconnect>

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035be <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <HAL_PCD_Start+0x16>
 80035d0:	2302      	movs	r3, #2
 80035d2:	e012      	b.n	80035fa <HAL_PCD_Start+0x3c>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f004 f989 	bl	80078f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f005 fb3c 	bl	8008c68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003602:	b590      	push	{r4, r7, lr}
 8003604:	b08d      	sub	sp, #52	; 0x34
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f005 fbfa 	bl	8008e12 <USB_GetMode>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	f040 84b7 	bne.w	8003f94 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f005 fb5e 	bl	8008cec <USB_ReadInterrupts>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 84ad 	beq.w	8003f92 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	0a1b      	lsrs	r3, r3, #8
 8003642:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f005 fb4b 	bl	8008cec <USB_ReadInterrupts>
 8003656:	4603      	mov	r3, r0
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b02      	cmp	r3, #2
 800365e:	d107      	bne.n	8003670 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695a      	ldr	r2, [r3, #20]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f002 0202 	and.w	r2, r2, #2
 800366e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f005 fb39 	bl	8008cec <USB_ReadInterrupts>
 800367a:	4603      	mov	r3, r0
 800367c:	f003 0310 	and.w	r3, r3, #16
 8003680:	2b10      	cmp	r3, #16
 8003682:	d161      	bne.n	8003748 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699a      	ldr	r2, [r3, #24]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0210 	bic.w	r2, r2, #16
 8003692:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	6a1b      	ldr	r3, [r3, #32]
 8003698:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	f003 020f 	and.w	r2, r3, #15
 80036a0:	4613      	mov	r3, r2
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	4413      	add	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	4413      	add	r3, r2
 80036b0:	3304      	adds	r3, #4
 80036b2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	0c5b      	lsrs	r3, r3, #17
 80036b8:	f003 030f 	and.w	r3, r3, #15
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d124      	bne.n	800370a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d035      	beq.n	8003738 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036da:	b29b      	uxth	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	6a38      	ldr	r0, [r7, #32]
 80036e0:	f005 f970 	bl	80089c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036f0:	441a      	add	r2, r3
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	6a1a      	ldr	r2, [r3, #32]
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	091b      	lsrs	r3, r3, #4
 80036fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003702:	441a      	add	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	621a      	str	r2, [r3, #32]
 8003708:	e016      	b.n	8003738 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	0c5b      	lsrs	r3, r3, #17
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	2b06      	cmp	r3, #6
 8003714:	d110      	bne.n	8003738 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800371c:	2208      	movs	r2, #8
 800371e:	4619      	mov	r1, r3
 8003720:	6a38      	ldr	r0, [r7, #32]
 8003722:	f005 f94f 	bl	80089c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	6a1a      	ldr	r2, [r3, #32]
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	091b      	lsrs	r3, r3, #4
 800372e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003732:	441a      	add	r2, r3
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0210 	orr.w	r2, r2, #16
 8003746:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f005 facd 	bl	8008cec <USB_ReadInterrupts>
 8003752:	4603      	mov	r3, r0
 8003754:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003758:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800375c:	f040 80a7 	bne.w	80038ae <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f005 fad2 	bl	8008d12 <USB_ReadDevAllOutEpInterrupt>
 800376e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003770:	e099      	b.n	80038a6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 808e 	beq.w	800389a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003784:	b2d2      	uxtb	r2, r2
 8003786:	4611      	mov	r1, r2
 8003788:	4618      	mov	r0, r3
 800378a:	f005 faf6 	bl	8008d7a <USB_ReadDevOutEPInterrupt>
 800378e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00c      	beq.n	80037b4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	015a      	lsls	r2, r3, #5
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	4413      	add	r3, r2
 80037a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037a6:	461a      	mov	r2, r3
 80037a8:	2301      	movs	r3, #1
 80037aa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80037ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 fef0 	bl	8004594 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f003 0308 	and.w	r3, r3, #8
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00c      	beq.n	80037d8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	015a      	lsls	r2, r3, #5
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037ca:	461a      	mov	r2, r3
 80037cc:	2308      	movs	r3, #8
 80037ce:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80037d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 ffc6 	bl	8004764 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	f003 0310 	and.w	r3, r3, #16
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d008      	beq.n	80037f4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	015a      	lsls	r2, r3, #5
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	4413      	add	r3, r2
 80037ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037ee:	461a      	mov	r2, r3
 80037f0:	2310      	movs	r3, #16
 80037f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d030      	beq.n	8003860 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003806:	2b80      	cmp	r3, #128	; 0x80
 8003808:	d109      	bne.n	800381e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003818:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800381c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800381e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003820:	4613      	mov	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	4413      	add	r3, r2
 8003830:	3304      	adds	r3, #4
 8003832:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	78db      	ldrb	r3, [r3, #3]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d108      	bne.n	800384e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2200      	movs	r2, #0
 8003840:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	b2db      	uxtb	r3, r3
 8003846:	4619      	mov	r1, r3
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f00a fef5 	bl	800e638 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800384e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003850:	015a      	lsls	r2, r3, #5
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	4413      	add	r3, r2
 8003856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800385a:	461a      	mov	r2, r3
 800385c:	2302      	movs	r3, #2
 800385e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f003 0320 	and.w	r3, r3, #32
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003876:	461a      	mov	r2, r3
 8003878:	2320      	movs	r3, #32
 800387a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d009      	beq.n	800389a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	015a      	lsls	r2, r3, #5
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	4413      	add	r3, r2
 800388e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003892:	461a      	mov	r2, r3
 8003894:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003898:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800389a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389c:	3301      	adds	r3, #1
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80038a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a2:	085b      	lsrs	r3, r3, #1
 80038a4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80038a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f47f af62 	bne.w	8003772 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f005 fa1a 	bl	8008cec <USB_ReadInterrupts>
 80038b8:	4603      	mov	r3, r0
 80038ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038c2:	f040 80db 	bne.w	8003a7c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f005 fa3b 	bl	8008d46 <USB_ReadDevAllInEpInterrupt>
 80038d0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80038d2:	2300      	movs	r3, #0
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80038d6:	e0cd      	b.n	8003a74 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80038d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 80c2 	beq.w	8003a68 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	4611      	mov	r1, r2
 80038ee:	4618      	mov	r0, r3
 80038f0:	f005 fa61 	bl	8008db6 <USB_ReadDevInEPInterrupt>
 80038f4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d057      	beq.n	80039b0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	2201      	movs	r2, #1
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	43db      	mvns	r3, r3
 800391a:	69f9      	ldr	r1, [r7, #28]
 800391c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003920:	4013      	ands	r3, r2
 8003922:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	4413      	add	r3, r2
 800392c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003930:	461a      	mov	r2, r3
 8003932:	2301      	movs	r3, #1
 8003934:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d132      	bne.n	80039a4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003942:	4613      	mov	r3, r2
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	4413      	add	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	440b      	add	r3, r1
 800394c:	334c      	adds	r3, #76	; 0x4c
 800394e:	6819      	ldr	r1, [r3, #0]
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003954:	4613      	mov	r3, r2
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4403      	add	r3, r0
 800395e:	3348      	adds	r3, #72	; 0x48
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4419      	add	r1, r3
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003968:	4613      	mov	r3, r2
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	4413      	add	r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4403      	add	r3, r0
 8003972:	334c      	adds	r3, #76	; 0x4c
 8003974:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	d113      	bne.n	80039a4 <HAL_PCD_IRQHandler+0x3a2>
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003980:	4613      	mov	r3, r2
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	3354      	adds	r3, #84	; 0x54
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d108      	bne.n	80039a4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800399c:	461a      	mov	r2, r3
 800399e:	2101      	movs	r1, #1
 80039a0:	f005 fa6a 	bl	8008e78 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	4619      	mov	r1, r3
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f00a fdbf 	bl	800e52e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d008      	beq.n	80039cc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	015a      	lsls	r2, r3, #5
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	4413      	add	r3, r2
 80039c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039c6:	461a      	mov	r2, r3
 80039c8:	2308      	movs	r3, #8
 80039ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f003 0310 	and.w	r3, r3, #16
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d008      	beq.n	80039e8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	015a      	lsls	r2, r3, #5
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e2:	461a      	mov	r2, r3
 80039e4:	2310      	movs	r3, #16
 80039e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d008      	beq.n	8003a04 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039fe:	461a      	mov	r2, r3
 8003a00:	2340      	movs	r3, #64	; 0x40
 8003a02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d023      	beq.n	8003a56 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a0e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a10:	6a38      	ldr	r0, [r7, #32]
 8003a12:	f004 f93d 	bl	8007c90 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a18:	4613      	mov	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	4413      	add	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	3338      	adds	r3, #56	; 0x38
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	4413      	add	r3, r2
 8003a26:	3304      	adds	r3, #4
 8003a28:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	78db      	ldrb	r3, [r3, #3]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d108      	bne.n	8003a44 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	2200      	movs	r2, #0
 8003a36:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f00a fe0c 	bl	800e65c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	015a      	lsls	r2, r3, #5
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a50:	461a      	mov	r2, r3
 8003a52:	2302      	movs	r3, #2
 8003a54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fd08 	bl	8004478 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a70:	085b      	lsrs	r3, r3, #1
 8003a72:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f47f af2e 	bne.w	80038d8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f005 f933 	bl	8008cec <USB_ReadInterrupts>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a90:	d122      	bne.n	8003ad8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	69fa      	ldr	r2, [r7, #28]
 8003a9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aa0:	f023 0301 	bic.w	r3, r3, #1
 8003aa4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d108      	bne.n	8003ac2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ab8:	2100      	movs	r1, #0
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f00a ff86 	bl	800e9cc <HAL_PCDEx_LPM_Callback>
 8003ac0:	e002      	b.n	8003ac8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f00a fdaa 	bl	800e61c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695a      	ldr	r2, [r3, #20]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003ad6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f005 f905 	bl	8008cec <USB_ReadInterrupts>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ae8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aec:	d112      	bne.n	8003b14 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d102      	bne.n	8003b04 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f00a fd66 	bl	800e5d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695a      	ldr	r2, [r3, #20]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003b12:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f005 f8e7 	bl	8008cec <USB_ReadInterrupts>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b28:	d121      	bne.n	8003b6e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695a      	ldr	r2, [r3, #20]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003b38:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d111      	bne.n	8003b68 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b52:	089b      	lsrs	r3, r3, #2
 8003b54:	f003 020f 	and.w	r2, r3, #15
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003b5e:	2101      	movs	r1, #1
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f00a ff33 	bl	800e9cc <HAL_PCDEx_LPM_Callback>
 8003b66:	e002      	b.n	8003b6e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f00a fd31 	bl	800e5d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f005 f8ba 	bl	8008cec <USB_ReadInterrupts>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b82:	f040 80b7 	bne.w	8003cf4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	69fa      	ldr	r2, [r7, #28]
 8003b90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b94:	f023 0301 	bic.w	r3, r3, #1
 8003b98:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2110      	movs	r1, #16
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f004 f875 	bl	8007c90 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003baa:	e046      	b.n	8003c3a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bae:	015a      	lsls	r2, r3, #5
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bb8:	461a      	mov	r2, r3
 8003bba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bbe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc2:	015a      	lsls	r2, r3, #5
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bd0:	0151      	lsls	r1, r2, #5
 8003bd2:	69fa      	ldr	r2, [r7, #28]
 8003bd4:	440a      	add	r2, r1
 8003bd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bde:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be2:	015a      	lsls	r2, r3, #5
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	4413      	add	r3, r2
 8003be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bec:	461a      	mov	r2, r3
 8003bee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bf2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf6:	015a      	lsls	r2, r3, #5
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c04:	0151      	lsls	r1, r2, #5
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	440a      	add	r2, r1
 8003c0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c0e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c12:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c24:	0151      	lsls	r1, r2, #5
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	440a      	add	r2, r1
 8003c2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c2e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c32:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c36:	3301      	adds	r3, #1
 8003c38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d3b3      	bcc.n	8003bac <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c4a:	69db      	ldr	r3, [r3, #28]
 8003c4c:	69fa      	ldr	r2, [r7, #28]
 8003c4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c52:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003c56:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d016      	beq.n	8003c8e <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c6a:	69fa      	ldr	r2, [r7, #28]
 8003c6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c70:	f043 030b 	orr.w	r3, r3, #11
 8003c74:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	69fa      	ldr	r2, [r7, #28]
 8003c82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c86:	f043 030b 	orr.w	r3, r3, #11
 8003c8a:	6453      	str	r3, [r2, #68]	; 0x44
 8003c8c:	e015      	b.n	8003cba <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c94:	695a      	ldr	r2, [r3, #20]
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	f242 032b 	movw	r3, #8235	; 0x202b
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	69fa      	ldr	r2, [r7, #28]
 8003cb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cb4:	f043 030b 	orr.w	r3, r3, #11
 8003cb8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69fa      	ldr	r2, [r7, #28]
 8003cc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cc8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003ccc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6818      	ldr	r0, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cde:	461a      	mov	r2, r3
 8003ce0:	f005 f8ca 	bl	8008e78 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003cf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f004 fff7 	bl	8008cec <USB_ReadInterrupts>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d08:	d124      	bne.n	8003d54 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f005 f88e 	bl	8008e30 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f004 f836 	bl	8007d8a <USB_GetDevSpeed>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	461a      	mov	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681c      	ldr	r4, [r3, #0]
 8003d2a:	f001 fadd 	bl	80052e8 <HAL_RCC_GetHCLKFreq>
 8003d2e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	4620      	mov	r0, r4
 8003d3a:	f003 fd3b 	bl	80077b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f00a fc1d 	bl	800e57e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003d52:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f004 ffc7 	bl	8008cec <USB_ReadInterrupts>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	d10a      	bne.n	8003d7e <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f00a fbfa 	bl	800e562 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695a      	ldr	r2, [r3, #20]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f002 0208 	and.w	r2, r2, #8
 8003d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f004 ffb2 	bl	8008cec <USB_ReadInterrupts>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d8e:	2b80      	cmp	r3, #128	; 0x80
 8003d90:	d122      	bne.n	8003dd8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d92:	6a3b      	ldr	r3, [r7, #32]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d9e:	2301      	movs	r3, #1
 8003da0:	627b      	str	r3, [r7, #36]	; 0x24
 8003da2:	e014      	b.n	8003dce <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da8:	4613      	mov	r3, r2
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4413      	add	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d105      	bne.n	8003dc8 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 fb27 	bl	8004416 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	3301      	adds	r3, #1
 8003dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d3e5      	bcc.n	8003da4 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f004 ff85 	bl	8008cec <USB_ReadInterrupts>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003de8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dec:	d13b      	bne.n	8003e66 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dee:	2301      	movs	r3, #1
 8003df0:	627b      	str	r3, [r7, #36]	; 0x24
 8003df2:	e02b      	b.n	8003e4c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	015a      	lsls	r2, r3, #5
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e08:	4613      	mov	r3, r2
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	4413      	add	r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	3340      	adds	r3, #64	; 0x40
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d115      	bne.n	8003e46 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003e1a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	da12      	bge.n	8003e46 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e24:	4613      	mov	r3, r2
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	4413      	add	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	333f      	adds	r3, #63	; 0x3f
 8003e30:	2201      	movs	r2, #1
 8003e32:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 fae8 	bl	8004416 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e48:	3301      	adds	r3, #1
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d3ce      	bcc.n	8003df4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695a      	ldr	r2, [r3, #20]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003e64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f004 ff3e 	bl	8008cec <USB_ReadInterrupts>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e7a:	d155      	bne.n	8003f28 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e80:	e045      	b.n	8003f0e <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e84:	015a      	lsls	r2, r3, #5
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	4413      	add	r3, r2
 8003e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e96:	4613      	mov	r3, r2
 8003e98:	00db      	lsls	r3, r3, #3
 8003e9a:	4413      	add	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d12e      	bne.n	8003f08 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003eaa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	da2b      	bge.n	8003f08 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003ebc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d121      	bne.n	8003f08 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ec8:	4613      	mov	r3, r2
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	4413      	add	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10a      	bne.n	8003f08 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	69fa      	ldr	r2, [r7, #28]
 8003efc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f04:	6053      	str	r3, [r2, #4]
            break;
 8003f06:	e007      	b.n	8003f18 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d3b4      	bcc.n	8003e82 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695a      	ldr	r2, [r3, #20]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003f26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f004 fedd 	bl	8008cec <USB_ReadInterrupts>
 8003f32:	4603      	mov	r3, r0
 8003f34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3c:	d10a      	bne.n	8003f54 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f00a fb9e 	bl	800e680 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695a      	ldr	r2, [r3, #20]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f004 fec7 	bl	8008cec <USB_ReadInterrupts>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b04      	cmp	r3, #4
 8003f66:	d115      	bne.n	8003f94 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	f003 0304 	and.w	r3, r3, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d002      	beq.n	8003f80 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f00a fb8e 	bl	800e69c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	6859      	ldr	r1, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	605a      	str	r2, [r3, #4]
 8003f90:	e000      	b.n	8003f94 <HAL_PCD_IRQHandler+0x992>
      return;
 8003f92:	bf00      	nop
    }
  }
}
 8003f94:	3734      	adds	r7, #52	; 0x34
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd90      	pop	{r4, r7, pc}

08003f9a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_PCD_SetAddress+0x1a>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e013      	b.n	8003fdc <HAL_PCD_SetAddress+0x42>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	78fa      	ldrb	r2, [r7, #3]
 8003fca:	4611      	mov	r1, r2
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f004 fe25 	bl	8008c1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	4608      	mov	r0, r1
 8003fee:	4611      	mov	r1, r2
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	70fb      	strb	r3, [r7, #3]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	803b      	strh	r3, [r7, #0]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004002:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004006:	2b00      	cmp	r3, #0
 8004008:	da0f      	bge.n	800402a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	f003 020f 	and.w	r2, r3, #15
 8004010:	4613      	mov	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	3338      	adds	r3, #56	; 0x38
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	4413      	add	r3, r2
 800401e:	3304      	adds	r3, #4
 8004020:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	705a      	strb	r2, [r3, #1]
 8004028:	e00f      	b.n	800404a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800402a:	78fb      	ldrb	r3, [r7, #3]
 800402c:	f003 020f 	and.w	r2, r3, #15
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	4413      	add	r3, r2
 8004040:	3304      	adds	r3, #4
 8004042:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800404a:	78fb      	ldrb	r3, [r7, #3]
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	b2da      	uxtb	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004056:	883a      	ldrh	r2, [r7, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	78ba      	ldrb	r2, [r7, #2]
 8004060:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	785b      	ldrb	r3, [r3, #1]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d004      	beq.n	8004074 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004074:	78bb      	ldrb	r3, [r7, #2]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d102      	bne.n	8004080 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004086:	2b01      	cmp	r3, #1
 8004088:	d101      	bne.n	800408e <HAL_PCD_EP_Open+0xaa>
 800408a:	2302      	movs	r3, #2
 800408c:	e00e      	b.n	80040ac <HAL_PCD_EP_Open+0xc8>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68f9      	ldr	r1, [r7, #12]
 800409c:	4618      	mov	r0, r3
 800409e:	f003 fe99 	bl	8007dd4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80040aa:	7afb      	ldrb	r3, [r7, #11]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	460b      	mov	r3, r1
 80040be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	da0f      	bge.n	80040e8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040c8:	78fb      	ldrb	r3, [r7, #3]
 80040ca:	f003 020f 	and.w	r2, r3, #15
 80040ce:	4613      	mov	r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4413      	add	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	3338      	adds	r3, #56	; 0x38
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	4413      	add	r3, r2
 80040dc:	3304      	adds	r3, #4
 80040de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2201      	movs	r2, #1
 80040e4:	705a      	strb	r2, [r3, #1]
 80040e6:	e00f      	b.n	8004108 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040e8:	78fb      	ldrb	r3, [r7, #3]
 80040ea:	f003 020f 	and.w	r2, r3, #15
 80040ee:	4613      	mov	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4413      	add	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	4413      	add	r3, r2
 80040fe:	3304      	adds	r3, #4
 8004100:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004108:	78fb      	ldrb	r3, [r7, #3]
 800410a:	f003 030f 	and.w	r3, r3, #15
 800410e:	b2da      	uxtb	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800411a:	2b01      	cmp	r3, #1
 800411c:	d101      	bne.n	8004122 <HAL_PCD_EP_Close+0x6e>
 800411e:	2302      	movs	r3, #2
 8004120:	e00e      	b.n	8004140 <HAL_PCD_EP_Close+0x8c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68f9      	ldr	r1, [r7, #12]
 8004130:	4618      	mov	r0, r3
 8004132:	f003 fed7 	bl	8007ee4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	607a      	str	r2, [r7, #4]
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	460b      	mov	r3, r1
 8004156:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004158:	7afb      	ldrb	r3, [r7, #11]
 800415a:	f003 020f 	and.w	r2, r3, #15
 800415e:	4613      	mov	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4413      	add	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	4413      	add	r3, r2
 800416e:	3304      	adds	r3, #4
 8004170:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2200      	movs	r2, #0
 8004182:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	2200      	movs	r2, #0
 8004188:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800418a:	7afb      	ldrb	r3, [r7, #11]
 800418c:	f003 030f 	and.w	r3, r3, #15
 8004190:	b2da      	uxtb	r2, r3
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d102      	bne.n	80041a4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041a4:	7afb      	ldrb	r3, [r7, #11]
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6818      	ldr	r0, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	6979      	ldr	r1, [r7, #20]
 80041bc:	f004 f9be 	bl	800853c <USB_EP0StartXfer>
 80041c0:	e008      	b.n	80041d4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6818      	ldr	r0, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	6979      	ldr	r1, [r7, #20]
 80041d0:	f003 ff64 	bl	800809c <USB_EPStartXfer>
  }

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041de:	b480      	push	{r7}
 80041e0:	b083      	sub	sp, #12
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
 80041e6:	460b      	mov	r3, r1
 80041e8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80041ea:	78fb      	ldrb	r3, [r7, #3]
 80041ec:	f003 020f 	and.w	r2, r3, #15
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	4613      	mov	r3, r2
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	4413      	add	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	440b      	add	r3, r1
 80041fc:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004200:	681b      	ldr	r3, [r3, #0]
}
 8004202:	4618      	mov	r0, r3
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b086      	sub	sp, #24
 8004212:	af00      	add	r7, sp, #0
 8004214:	60f8      	str	r0, [r7, #12]
 8004216:	607a      	str	r2, [r7, #4]
 8004218:	603b      	str	r3, [r7, #0]
 800421a:	460b      	mov	r3, r1
 800421c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800421e:	7afb      	ldrb	r3, [r7, #11]
 8004220:	f003 020f 	and.w	r2, r3, #15
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	3338      	adds	r3, #56	; 0x38
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4413      	add	r3, r2
 8004232:	3304      	adds	r3, #4
 8004234:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2200      	movs	r2, #0
 8004246:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2201      	movs	r2, #1
 800424c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800424e:	7afb      	ldrb	r3, [r7, #11]
 8004250:	f003 030f 	and.w	r3, r3, #15
 8004254:	b2da      	uxtb	r2, r3
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d102      	bne.n	8004268 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004268:	7afb      	ldrb	r3, [r7, #11]
 800426a:	f003 030f 	and.w	r3, r3, #15
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	461a      	mov	r2, r3
 800427e:	6979      	ldr	r1, [r7, #20]
 8004280:	f004 f95c 	bl	800853c <USB_EP0StartXfer>
 8004284:	e008      	b.n	8004298 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6818      	ldr	r0, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	461a      	mov	r2, r3
 8004292:	6979      	ldr	r1, [r7, #20]
 8004294:	f003 ff02 	bl	800809c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3718      	adds	r7, #24
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b084      	sub	sp, #16
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	460b      	mov	r3, r1
 80042ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80042ae:	78fb      	ldrb	r3, [r7, #3]
 80042b0:	f003 020f 	and.w	r2, r3, #15
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d901      	bls.n	80042c0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e050      	b.n	8004362 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	da0f      	bge.n	80042e8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	f003 020f 	and.w	r2, r3, #15
 80042ce:	4613      	mov	r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	4413      	add	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	3338      	adds	r3, #56	; 0x38
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	4413      	add	r3, r2
 80042dc:	3304      	adds	r3, #4
 80042de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2201      	movs	r2, #1
 80042e4:	705a      	strb	r2, [r3, #1]
 80042e6:	e00d      	b.n	8004304 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042e8:	78fa      	ldrb	r2, [r7, #3]
 80042ea:	4613      	mov	r3, r2
 80042ec:	00db      	lsls	r3, r3, #3
 80042ee:	4413      	add	r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	4413      	add	r3, r2
 80042fa:	3304      	adds	r3, #4
 80042fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2201      	movs	r2, #1
 8004308:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	f003 030f 	and.w	r3, r3, #15
 8004310:	b2da      	uxtb	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800431c:	2b01      	cmp	r3, #1
 800431e:	d101      	bne.n	8004324 <HAL_PCD_EP_SetStall+0x82>
 8004320:	2302      	movs	r3, #2
 8004322:	e01e      	b.n	8004362 <HAL_PCD_EP_SetStall+0xc0>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68f9      	ldr	r1, [r7, #12]
 8004332:	4618      	mov	r0, r3
 8004334:	f004 fb9e 	bl	8008a74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004338:	78fb      	ldrb	r3, [r7, #3]
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	b2d9      	uxtb	r1, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004352:	461a      	mov	r2, r3
 8004354:	f004 fd90 	bl	8008e78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b084      	sub	sp, #16
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
 8004372:	460b      	mov	r3, r1
 8004374:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004376:	78fb      	ldrb	r3, [r7, #3]
 8004378:	f003 020f 	and.w	r2, r3, #15
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	429a      	cmp	r2, r3
 8004382:	d901      	bls.n	8004388 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e042      	b.n	800440e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004388:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800438c:	2b00      	cmp	r3, #0
 800438e:	da0f      	bge.n	80043b0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004390:	78fb      	ldrb	r3, [r7, #3]
 8004392:	f003 020f 	and.w	r2, r3, #15
 8004396:	4613      	mov	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	4413      	add	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	3338      	adds	r3, #56	; 0x38
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	4413      	add	r3, r2
 80043a4:	3304      	adds	r3, #4
 80043a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	705a      	strb	r2, [r3, #1]
 80043ae:	e00f      	b.n	80043d0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b0:	78fb      	ldrb	r3, [r7, #3]
 80043b2:	f003 020f 	and.w	r2, r3, #15
 80043b6:	4613      	mov	r3, r2
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	4413      	add	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	4413      	add	r3, r2
 80043c6:	3304      	adds	r3, #4
 80043c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	f003 030f 	and.w	r3, r3, #15
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d101      	bne.n	80043f0 <HAL_PCD_EP_ClrStall+0x86>
 80043ec:	2302      	movs	r3, #2
 80043ee:	e00e      	b.n	800440e <HAL_PCD_EP_ClrStall+0xa4>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68f9      	ldr	r1, [r7, #12]
 80043fe:	4618      	mov	r0, r3
 8004400:	f004 fba6 	bl	8008b50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	460b      	mov	r3, r1
 8004420:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004422:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004426:	2b00      	cmp	r3, #0
 8004428:	da0c      	bge.n	8004444 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	f003 020f 	and.w	r2, r3, #15
 8004430:	4613      	mov	r3, r2
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	3338      	adds	r3, #56	; 0x38
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	4413      	add	r3, r2
 800443e:	3304      	adds	r3, #4
 8004440:	60fb      	str	r3, [r7, #12]
 8004442:	e00c      	b.n	800445e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	f003 020f 	and.w	r2, r3, #15
 800444a:	4613      	mov	r3, r2
 800444c:	00db      	lsls	r3, r3, #3
 800444e:	4413      	add	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	4413      	add	r3, r2
 800445a:	3304      	adds	r3, #4
 800445c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68f9      	ldr	r1, [r7, #12]
 8004464:	4618      	mov	r0, r3
 8004466:	f004 f9c5 	bl	80087f4 <USB_EPStopXfer>
 800446a:	4603      	mov	r3, r0
 800446c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800446e:	7afb      	ldrb	r3, [r7, #11]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08a      	sub	sp, #40	; 0x28
 800447c:	af02      	add	r7, sp, #8
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	3338      	adds	r3, #56	; 0x38
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	4413      	add	r3, r2
 800449c:	3304      	adds	r3, #4
 800449e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a1a      	ldr	r2, [r3, #32]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d901      	bls.n	80044b0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e06c      	b.n	800458a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	699a      	ldr	r2, [r3, #24]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	69fa      	ldr	r2, [r7, #28]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d902      	bls.n	80044cc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	3303      	adds	r3, #3
 80044d0:	089b      	lsrs	r3, r3, #2
 80044d2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044d4:	e02b      	b.n	800452e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	699a      	ldr	r2, [r3, #24]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	69fa      	ldr	r2, [r7, #28]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d902      	bls.n	80044f2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3303      	adds	r3, #3
 80044f6:	089b      	lsrs	r3, r3, #2
 80044f8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6919      	ldr	r1, [r3, #16]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	b2da      	uxtb	r2, r3
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800450a:	b2db      	uxtb	r3, r3
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	4603      	mov	r3, r0
 8004510:	6978      	ldr	r0, [r7, #20]
 8004512:	f004 fa19 	bl	8008948 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	441a      	add	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a1a      	ldr	r2, [r3, #32]
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	441a      	add	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4413      	add	r3, r2
 8004536:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	429a      	cmp	r2, r3
 8004542:	d809      	bhi.n	8004558 <PCD_WriteEmptyTxFifo+0xe0>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a1a      	ldr	r2, [r3, #32]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800454c:	429a      	cmp	r2, r3
 800454e:	d203      	bcs.n	8004558 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1be      	bne.n	80044d6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	699a      	ldr	r2, [r3, #24]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	429a      	cmp	r2, r3
 8004562:	d811      	bhi.n	8004588 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	f003 030f 	and.w	r3, r3, #15
 800456a:	2201      	movs	r2, #1
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004578:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	43db      	mvns	r3, r3
 800457e:	6939      	ldr	r1, [r7, #16]
 8004580:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004584:	4013      	ands	r3, r2
 8004586:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3720      	adds	r7, #32
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	333c      	adds	r3, #60	; 0x3c
 80045ac:	3304      	adds	r3, #4
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	015a      	lsls	r2, r3, #5
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	4413      	add	r3, r2
 80045ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d17b      	bne.n	80046c2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	f003 0308 	and.w	r3, r3, #8
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d015      	beq.n	8004600 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	4a61      	ldr	r2, [pc, #388]	; (800475c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	f240 80b9 	bls.w	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 80b3 	beq.w	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	015a      	lsls	r2, r3, #5
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	4413      	add	r3, r2
 80045f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f6:	461a      	mov	r2, r3
 80045f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045fc:	6093      	str	r3, [r2, #8]
 80045fe:	e0a7      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	2b00      	cmp	r3, #0
 8004608:	d009      	beq.n	800461e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	015a      	lsls	r2, r3, #5
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	4413      	add	r3, r2
 8004612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004616:	461a      	mov	r2, r3
 8004618:	2320      	movs	r3, #32
 800461a:	6093      	str	r3, [r2, #8]
 800461c:	e098      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004624:	2b00      	cmp	r3, #0
 8004626:	f040 8093 	bne.w	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	4a4b      	ldr	r2, [pc, #300]	; (800475c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d90f      	bls.n	8004652 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00a      	beq.n	8004652 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	015a      	lsls	r2, r3, #5
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	4413      	add	r3, r2
 8004644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004648:	461a      	mov	r2, r3
 800464a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800464e:	6093      	str	r3, [r2, #8]
 8004650:	e07e      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	4613      	mov	r3, r2
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	4413      	add	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	4413      	add	r3, r2
 8004664:	3304      	adds	r3, #4
 8004666:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	69da      	ldr	r2, [r3, #28]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	0159      	lsls	r1, r3, #5
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	440b      	add	r3, r1
 8004674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800467e:	1ad2      	subs	r2, r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d114      	bne.n	80046b4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d109      	bne.n	80046a6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6818      	ldr	r0, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800469c:	461a      	mov	r2, r3
 800469e:	2101      	movs	r1, #1
 80046a0:	f004 fbea 	bl	8008e78 <USB_EP0_OutStart>
 80046a4:	e006      	b.n	80046b4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	691a      	ldr	r2, [r3, #16]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	441a      	add	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	4619      	mov	r1, r3
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f009 ff1c 	bl	800e4f8 <HAL_PCD_DataOutStageCallback>
 80046c0:	e046      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	4a26      	ldr	r2, [pc, #152]	; (8004760 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d124      	bne.n	8004714 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00a      	beq.n	80046ea <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e0:	461a      	mov	r2, r3
 80046e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046e6:	6093      	str	r3, [r2, #8]
 80046e8:	e032      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d008      	beq.n	8004706 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	015a      	lsls	r2, r3, #5
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	4413      	add	r3, r2
 80046fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004700:	461a      	mov	r2, r3
 8004702:	2320      	movs	r3, #32
 8004704:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	b2db      	uxtb	r3, r3
 800470a:	4619      	mov	r1, r3
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f009 fef3 	bl	800e4f8 <HAL_PCD_DataOutStageCallback>
 8004712:	e01d      	b.n	8004750 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d114      	bne.n	8004744 <PCD_EP_OutXfrComplete_int+0x1b0>
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	4613      	mov	r3, r2
 8004720:	00db      	lsls	r3, r3, #3
 8004722:	4413      	add	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	440b      	add	r3, r1
 8004728:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d108      	bne.n	8004744 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800473c:	461a      	mov	r2, r3
 800473e:	2100      	movs	r1, #0
 8004740:	f004 fb9a 	bl	8008e78 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	b2db      	uxtb	r3, r3
 8004748:	4619      	mov	r1, r3
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f009 fed4 	bl	800e4f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3720      	adds	r7, #32
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	4f54300a 	.word	0x4f54300a
 8004760:	4f54310a 	.word	0x4f54310a

08004764 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	333c      	adds	r3, #60	; 0x3c
 800477c:	3304      	adds	r3, #4
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	015a      	lsls	r2, r3, #5
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	4413      	add	r3, r2
 800478a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	4a15      	ldr	r2, [pc, #84]	; (80047ec <PCD_EP_OutSetupPacket_int+0x88>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d90e      	bls.n	80047b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d009      	beq.n	80047b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047b0:	461a      	mov	r2, r3
 80047b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f009 fe8b 	bl	800e4d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	4a0a      	ldr	r2, [pc, #40]	; (80047ec <PCD_EP_OutSetupPacket_int+0x88>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d90c      	bls.n	80047e0 <PCD_EP_OutSetupPacket_int+0x7c>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d108      	bne.n	80047e0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6818      	ldr	r0, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80047d8:	461a      	mov	r2, r3
 80047da:	2101      	movs	r1, #1
 80047dc:	f004 fb4c 	bl	8008e78 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	4f54300a 	.word	0x4f54300a

080047f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
 80047fc:	4613      	mov	r3, r2
 80047fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d107      	bne.n	800481e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800480e:	883b      	ldrh	r3, [r7, #0]
 8004810:	0419      	lsls	r1, r3, #16
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	430a      	orrs	r2, r1
 800481a:	629a      	str	r2, [r3, #40]	; 0x28
 800481c:	e028      	b.n	8004870 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004824:	0c1b      	lsrs	r3, r3, #16
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	4413      	add	r3, r2
 800482a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800482c:	2300      	movs	r3, #0
 800482e:	73fb      	strb	r3, [r7, #15]
 8004830:	e00d      	b.n	800484e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	3340      	adds	r3, #64	; 0x40
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	0c1b      	lsrs	r3, r3, #16
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	4413      	add	r3, r2
 8004846:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004848:	7bfb      	ldrb	r3, [r7, #15]
 800484a:	3301      	adds	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
 800484e:	7bfa      	ldrb	r2, [r7, #15]
 8004850:	78fb      	ldrb	r3, [r7, #3]
 8004852:	3b01      	subs	r3, #1
 8004854:	429a      	cmp	r2, r3
 8004856:	d3ec      	bcc.n	8004832 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004858:	883b      	ldrh	r3, [r7, #0]
 800485a:	0418      	lsls	r0, r3, #16
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6819      	ldr	r1, [r3, #0]
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	3b01      	subs	r3, #1
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	4302      	orrs	r2, r0
 8004868:	3340      	adds	r3, #64	; 0x40
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
 8004886:	460b      	mov	r3, r1
 8004888:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	887a      	ldrh	r2, [r7, #2]
 8004890:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ce:	4b05      	ldr	r3, [pc, #20]	; (80048e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	10000003 	.word	0x10000003

080048e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048ec:	4b05      	ldr	r3, [pc, #20]	; (8004904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a04      	ldr	r2, [pc, #16]	; (8004904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80048f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f6:	6013      	str	r3, [r2, #0]
}
 80048f8:	bf00      	nop
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40007000 	.word	0x40007000

08004908 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004912:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	4a22      	ldr	r2, [pc, #136]	; (80049a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800491c:	6413      	str	r3, [r2, #64]	; 0x40
 800491e:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004926:	603b      	str	r3, [r7, #0]
 8004928:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800492a:	4b1e      	ldr	r3, [pc, #120]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a1d      	ldr	r2, [pc, #116]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004934:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004936:	f7fd ff07 	bl	8002748 <HAL_GetTick>
 800493a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800493c:	e009      	b.n	8004952 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800493e:	f7fd ff03 	bl	8002748 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800494c:	d901      	bls.n	8004952 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e022      	b.n	8004998 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004952:	4b14      	ldr	r3, [pc, #80]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800495a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800495e:	d1ee      	bne.n	800493e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004960:	4b10      	ldr	r3, [pc, #64]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a0f      	ldr	r2, [pc, #60]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800496a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800496c:	f7fd feec 	bl	8002748 <HAL_GetTick>
 8004970:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004972:	e009      	b.n	8004988 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004974:	f7fd fee8 	bl	8002748 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004982:	d901      	bls.n	8004988 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e007      	b.n	8004998 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004988:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004990:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004994:	d1ee      	bne.n	8004974 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40023800 	.word	0x40023800
 80049a4:	40007000 	.word	0x40007000

080049a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80049b0:	2300      	movs	r3, #0
 80049b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e29b      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 8087 	beq.w	8004ada <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049cc:	4b96      	ldr	r3, [pc, #600]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d00c      	beq.n	80049f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049d8:	4b93      	ldr	r3, [pc, #588]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d112      	bne.n	8004a0a <HAL_RCC_OscConfig+0x62>
 80049e4:	4b90      	ldr	r3, [pc, #576]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049f0:	d10b      	bne.n	8004a0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f2:	4b8d      	ldr	r3, [pc, #564]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d06c      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x130>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d168      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e275      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a12:	d106      	bne.n	8004a22 <HAL_RCC_OscConfig+0x7a>
 8004a14:	4b84      	ldr	r3, [pc, #528]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a83      	ldr	r2, [pc, #524]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	e02e      	b.n	8004a80 <HAL_RCC_OscConfig+0xd8>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10c      	bne.n	8004a44 <HAL_RCC_OscConfig+0x9c>
 8004a2a:	4b7f      	ldr	r3, [pc, #508]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a7e      	ldr	r2, [pc, #504]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	4b7c      	ldr	r3, [pc, #496]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a7b      	ldr	r2, [pc, #492]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e01d      	b.n	8004a80 <HAL_RCC_OscConfig+0xd8>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a4c:	d10c      	bne.n	8004a68 <HAL_RCC_OscConfig+0xc0>
 8004a4e:	4b76      	ldr	r3, [pc, #472]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a75      	ldr	r2, [pc, #468]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	4b73      	ldr	r3, [pc, #460]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a72      	ldr	r2, [pc, #456]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	e00b      	b.n	8004a80 <HAL_RCC_OscConfig+0xd8>
 8004a68:	4b6f      	ldr	r3, [pc, #444]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a6e      	ldr	r2, [pc, #440]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a72:	6013      	str	r3, [r2, #0]
 8004a74:	4b6c      	ldr	r3, [pc, #432]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a6b      	ldr	r2, [pc, #428]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d013      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a88:	f7fd fe5e 	bl	8002748 <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8e:	e008      	b.n	8004aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a90:	f7fd fe5a 	bl	8002748 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	2b64      	cmp	r3, #100	; 0x64
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e229      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa2:	4b61      	ldr	r3, [pc, #388]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d0f0      	beq.n	8004a90 <HAL_RCC_OscConfig+0xe8>
 8004aae:	e014      	b.n	8004ada <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab0:	f7fd fe4a 	bl	8002748 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ab8:	f7fd fe46 	bl	8002748 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b64      	cmp	r3, #100	; 0x64
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e215      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aca:	4b57      	ldr	r3, [pc, #348]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x110>
 8004ad6:	e000      	b.n	8004ada <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d069      	beq.n	8004bba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ae6:	4b50      	ldr	r3, [pc, #320]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00b      	beq.n	8004b0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b4d      	ldr	r3, [pc, #308]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 030c 	and.w	r3, r3, #12
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d11c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x190>
 8004afe:	4b4a      	ldr	r3, [pc, #296]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d116      	bne.n	8004b38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0a:	4b47      	ldr	r3, [pc, #284]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d005      	beq.n	8004b22 <HAL_RCC_OscConfig+0x17a>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d001      	beq.n	8004b22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e1e9      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b22:	4b41      	ldr	r3, [pc, #260]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	493d      	ldr	r1, [pc, #244]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b36:	e040      	b.n	8004bba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d023      	beq.n	8004b88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b40:	4b39      	ldr	r3, [pc, #228]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a38      	ldr	r2, [pc, #224]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b46:	f043 0301 	orr.w	r3, r3, #1
 8004b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4c:	f7fd fdfc 	bl	8002748 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b54:	f7fd fdf8 	bl	8002748 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e1c7      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b66:	4b30      	ldr	r3, [pc, #192]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0f0      	beq.n	8004b54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b72:	4b2d      	ldr	r3, [pc, #180]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	4929      	ldr	r1, [pc, #164]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]
 8004b86:	e018      	b.n	8004bba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b88:	4b27      	ldr	r3, [pc, #156]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a26      	ldr	r2, [pc, #152]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004b8e:	f023 0301 	bic.w	r3, r3, #1
 8004b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b94:	f7fd fdd8 	bl	8002748 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9c:	f7fd fdd4 	bl	8002748 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e1a3      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bae:	4b1e      	ldr	r3, [pc, #120]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d038      	beq.n	8004c38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d019      	beq.n	8004c02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bce:	4b16      	ldr	r3, [pc, #88]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bd2:	4a15      	ldr	r2, [pc, #84]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bda:	f7fd fdb5 	bl	8002748 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004be2:	f7fd fdb1 	bl	8002748 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e180      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bf4:	4b0c      	ldr	r3, [pc, #48]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0f0      	beq.n	8004be2 <HAL_RCC_OscConfig+0x23a>
 8004c00:	e01a      	b.n	8004c38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c02:	4b09      	ldr	r3, [pc, #36]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004c04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c06:	4a08      	ldr	r2, [pc, #32]	; (8004c28 <HAL_RCC_OscConfig+0x280>)
 8004c08:	f023 0301 	bic.w	r3, r3, #1
 8004c0c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c0e:	f7fd fd9b 	bl	8002748 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c14:	e00a      	b.n	8004c2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c16:	f7fd fd97 	bl	8002748 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d903      	bls.n	8004c2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e166      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
 8004c28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c2c:	4b92      	ldr	r3, [pc, #584]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1ee      	bne.n	8004c16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 80a4 	beq.w	8004d8e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c46:	4b8c      	ldr	r3, [pc, #560]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10d      	bne.n	8004c6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c52:	4b89      	ldr	r3, [pc, #548]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	4a88      	ldr	r2, [pc, #544]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c5e:	4b86      	ldr	r3, [pc, #536]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c6e:	4b83      	ldr	r3, [pc, #524]	; (8004e7c <HAL_RCC_OscConfig+0x4d4>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d118      	bne.n	8004cac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004c7a:	4b80      	ldr	r3, [pc, #512]	; (8004e7c <HAL_RCC_OscConfig+0x4d4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a7f      	ldr	r2, [pc, #508]	; (8004e7c <HAL_RCC_OscConfig+0x4d4>)
 8004c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c86:	f7fd fd5f 	bl	8002748 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c8e:	f7fd fd5b 	bl	8002748 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b64      	cmp	r3, #100	; 0x64
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e12a      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ca0:	4b76      	ldr	r3, [pc, #472]	; (8004e7c <HAL_RCC_OscConfig+0x4d4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d106      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x31a>
 8004cb4:	4b70      	ldr	r3, [pc, #448]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb8:	4a6f      	ldr	r2, [pc, #444]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8004cc0:	e02d      	b.n	8004d1e <HAL_RCC_OscConfig+0x376>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10c      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x33c>
 8004cca:	4b6b      	ldr	r3, [pc, #428]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cce:	4a6a      	ldr	r2, [pc, #424]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd6:	4b68      	ldr	r3, [pc, #416]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cda:	4a67      	ldr	r2, [pc, #412]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cdc:	f023 0304 	bic.w	r3, r3, #4
 8004ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce2:	e01c      	b.n	8004d1e <HAL_RCC_OscConfig+0x376>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	2b05      	cmp	r3, #5
 8004cea:	d10c      	bne.n	8004d06 <HAL_RCC_OscConfig+0x35e>
 8004cec:	4b62      	ldr	r3, [pc, #392]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf0:	4a61      	ldr	r2, [pc, #388]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cf2:	f043 0304 	orr.w	r3, r3, #4
 8004cf6:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf8:	4b5f      	ldr	r3, [pc, #380]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfc:	4a5e      	ldr	r2, [pc, #376]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	6713      	str	r3, [r2, #112]	; 0x70
 8004d04:	e00b      	b.n	8004d1e <HAL_RCC_OscConfig+0x376>
 8004d06:	4b5c      	ldr	r3, [pc, #368]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0a:	4a5b      	ldr	r2, [pc, #364]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	6713      	str	r3, [r2, #112]	; 0x70
 8004d12:	4b59      	ldr	r3, [pc, #356]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d16:	4a58      	ldr	r2, [pc, #352]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d18:	f023 0304 	bic.w	r3, r3, #4
 8004d1c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d015      	beq.n	8004d52 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d26:	f7fd fd0f 	bl	8002748 <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d2c:	e00a      	b.n	8004d44 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2e:	f7fd fd0b 	bl	8002748 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e0d8      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d44:	4b4c      	ldr	r3, [pc, #304]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0ee      	beq.n	8004d2e <HAL_RCC_OscConfig+0x386>
 8004d50:	e014      	b.n	8004d7c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d52:	f7fd fcf9 	bl	8002748 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d58:	e00a      	b.n	8004d70 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d5a:	f7fd fcf5 	bl	8002748 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e0c2      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d70:	4b41      	ldr	r3, [pc, #260]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1ee      	bne.n	8004d5a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d7c:	7dfb      	ldrb	r3, [r7, #23]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d105      	bne.n	8004d8e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d82:	4b3d      	ldr	r3, [pc, #244]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d86:	4a3c      	ldr	r2, [pc, #240]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d8c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 80ae 	beq.w	8004ef4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d98:	4b37      	ldr	r3, [pc, #220]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 030c 	and.w	r3, r3, #12
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d06d      	beq.n	8004e80 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d14b      	bne.n	8004e44 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dac:	4b32      	ldr	r3, [pc, #200]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a31      	ldr	r2, [pc, #196]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004db2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db8:	f7fd fcc6 	bl	8002748 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc0:	f7fd fcc2 	bl	8002748 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e091      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd2:	4b29      	ldr	r3, [pc, #164]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	69da      	ldr	r2, [r3, #28]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	019b      	lsls	r3, r3, #6
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df4:	085b      	lsrs	r3, r3, #1
 8004df6:	3b01      	subs	r3, #1
 8004df8:	041b      	lsls	r3, r3, #16
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e00:	061b      	lsls	r3, r3, #24
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e08:	071b      	lsls	r3, r3, #28
 8004e0a:	491b      	ldr	r1, [pc, #108]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e10:	4b19      	ldr	r3, [pc, #100]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a18      	ldr	r2, [pc, #96]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1c:	f7fd fc94 	bl	8002748 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e24:	f7fd fc90 	bl	8002748 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e05f      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e36:	4b10      	ldr	r3, [pc, #64]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d0f0      	beq.n	8004e24 <HAL_RCC_OscConfig+0x47c>
 8004e42:	e057      	b.n	8004ef4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e44:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a0b      	ldr	r2, [pc, #44]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e50:	f7fd fc7a 	bl	8002748 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e58:	f7fd fc76 	bl	8002748 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e045      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6a:	4b03      	ldr	r3, [pc, #12]	; (8004e78 <HAL_RCC_OscConfig+0x4d0>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0x4b0>
 8004e76:	e03d      	b.n	8004ef4 <HAL_RCC_OscConfig+0x54c>
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004e80:	4b1f      	ldr	r3, [pc, #124]	; (8004f00 <HAL_RCC_OscConfig+0x558>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d030      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d129      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d122      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004eb6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d119      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	085b      	lsrs	r3, r3, #1
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d10f      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eda:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d107      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d001      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800

08004f04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0d0      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f1c:	4b6a      	ldr	r3, [pc, #424]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d910      	bls.n	8004f4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2a:	4b67      	ldr	r3, [pc, #412]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f023 020f 	bic.w	r2, r3, #15
 8004f32:	4965      	ldr	r1, [pc, #404]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3a:	4b63      	ldr	r3, [pc, #396]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d001      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e0b8      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d020      	beq.n	8004f9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f64:	4b59      	ldr	r3, [pc, #356]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	4a58      	ldr	r2, [pc, #352]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0308 	and.w	r3, r3, #8
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f7c:	4b53      	ldr	r3, [pc, #332]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	4a52      	ldr	r2, [pc, #328]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f88:	4b50      	ldr	r3, [pc, #320]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	494d      	ldr	r1, [pc, #308]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d040      	beq.n	8005028 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fae:	4b47      	ldr	r3, [pc, #284]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d115      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e07f      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d107      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc6:	4b41      	ldr	r3, [pc, #260]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d109      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e073      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd6:	4b3d      	ldr	r3, [pc, #244]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e06b      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fe6:	4b39      	ldr	r3, [pc, #228]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f023 0203 	bic.w	r2, r3, #3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4936      	ldr	r1, [pc, #216]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ff8:	f7fd fba6 	bl	8002748 <HAL_GetTick>
 8004ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	e00a      	b.n	8005016 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005000:	f7fd fba2 	bl	8002748 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	f241 3288 	movw	r2, #5000	; 0x1388
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e053      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005016:	4b2d      	ldr	r3, [pc, #180]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 020c 	and.w	r2, r3, #12
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	429a      	cmp	r2, r3
 8005026:	d1eb      	bne.n	8005000 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005028:	4b27      	ldr	r3, [pc, #156]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 030f 	and.w	r3, r3, #15
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	429a      	cmp	r2, r3
 8005034:	d210      	bcs.n	8005058 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005036:	4b24      	ldr	r3, [pc, #144]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f023 020f 	bic.w	r2, r3, #15
 800503e:	4922      	ldr	r1, [pc, #136]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	4313      	orrs	r3, r2
 8005044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005046:	4b20      	ldr	r3, [pc, #128]	; (80050c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 030f 	and.w	r3, r3, #15
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	429a      	cmp	r2, r3
 8005052:	d001      	beq.n	8005058 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e032      	b.n	80050be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0304 	and.w	r3, r3, #4
 8005060:	2b00      	cmp	r3, #0
 8005062:	d008      	beq.n	8005076 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005064:	4b19      	ldr	r3, [pc, #100]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	4916      	ldr	r1, [pc, #88]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8005072:	4313      	orrs	r3, r2
 8005074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0308 	and.w	r3, r3, #8
 800507e:	2b00      	cmp	r3, #0
 8005080:	d009      	beq.n	8005096 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005082:	4b12      	ldr	r3, [pc, #72]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	490e      	ldr	r1, [pc, #56]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 8005092:	4313      	orrs	r3, r2
 8005094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005096:	f000 f821 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 800509a:	4602      	mov	r2, r0
 800509c:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <HAL_RCC_ClockConfig+0x1c8>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	091b      	lsrs	r3, r3, #4
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	490a      	ldr	r1, [pc, #40]	; (80050d0 <HAL_RCC_ClockConfig+0x1cc>)
 80050a8:	5ccb      	ldrb	r3, [r1, r3]
 80050aa:	fa22 f303 	lsr.w	r3, r2, r3
 80050ae:	4a09      	ldr	r2, [pc, #36]	; (80050d4 <HAL_RCC_ClockConfig+0x1d0>)
 80050b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050b2:	4b09      	ldr	r3, [pc, #36]	; (80050d8 <HAL_RCC_ClockConfig+0x1d4>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fd fa10 	bl	80024dc <HAL_InitTick>

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3710      	adds	r7, #16
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	40023c00 	.word	0x40023c00
 80050cc:	40023800 	.word	0x40023800
 80050d0:	0800f3fc 	.word	0x0800f3fc
 80050d4:	20000000 	.word	0x20000000
 80050d8:	20000004 	.word	0x20000004

080050dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e0:	b094      	sub	sp, #80	; 0x50
 80050e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80050e4:	2300      	movs	r3, #0
 80050e6:	647b      	str	r3, [r7, #68]	; 0x44
 80050e8:	2300      	movs	r3, #0
 80050ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050ec:	2300      	movs	r3, #0
 80050ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f4:	4b79      	ldr	r3, [pc, #484]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 030c 	and.w	r3, r3, #12
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d00d      	beq.n	800511c <HAL_RCC_GetSysClockFreq+0x40>
 8005100:	2b08      	cmp	r3, #8
 8005102:	f200 80e1 	bhi.w	80052c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005106:	2b00      	cmp	r3, #0
 8005108:	d002      	beq.n	8005110 <HAL_RCC_GetSysClockFreq+0x34>
 800510a:	2b04      	cmp	r3, #4
 800510c:	d003      	beq.n	8005116 <HAL_RCC_GetSysClockFreq+0x3a>
 800510e:	e0db      	b.n	80052c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005110:	4b73      	ldr	r3, [pc, #460]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005112:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005114:	e0db      	b.n	80052ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005116:	4b73      	ldr	r3, [pc, #460]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005118:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800511a:	e0d8      	b.n	80052ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800511c:	4b6f      	ldr	r3, [pc, #444]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005124:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005126:	4b6d      	ldr	r3, [pc, #436]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d063      	beq.n	80051fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005132:	4b6a      	ldr	r3, [pc, #424]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	099b      	lsrs	r3, r3, #6
 8005138:	2200      	movs	r2, #0
 800513a:	63bb      	str	r3, [r7, #56]	; 0x38
 800513c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800513e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005144:	633b      	str	r3, [r7, #48]	; 0x30
 8005146:	2300      	movs	r3, #0
 8005148:	637b      	str	r3, [r7, #52]	; 0x34
 800514a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800514e:	4622      	mov	r2, r4
 8005150:	462b      	mov	r3, r5
 8005152:	f04f 0000 	mov.w	r0, #0
 8005156:	f04f 0100 	mov.w	r1, #0
 800515a:	0159      	lsls	r1, r3, #5
 800515c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005160:	0150      	lsls	r0, r2, #5
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	4621      	mov	r1, r4
 8005168:	1a51      	subs	r1, r2, r1
 800516a:	6139      	str	r1, [r7, #16]
 800516c:	4629      	mov	r1, r5
 800516e:	eb63 0301 	sbc.w	r3, r3, r1
 8005172:	617b      	str	r3, [r7, #20]
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005180:	4659      	mov	r1, fp
 8005182:	018b      	lsls	r3, r1, #6
 8005184:	4651      	mov	r1, sl
 8005186:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800518a:	4651      	mov	r1, sl
 800518c:	018a      	lsls	r2, r1, #6
 800518e:	4651      	mov	r1, sl
 8005190:	ebb2 0801 	subs.w	r8, r2, r1
 8005194:	4659      	mov	r1, fp
 8005196:	eb63 0901 	sbc.w	r9, r3, r1
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	f04f 0300 	mov.w	r3, #0
 80051a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051ae:	4690      	mov	r8, r2
 80051b0:	4699      	mov	r9, r3
 80051b2:	4623      	mov	r3, r4
 80051b4:	eb18 0303 	adds.w	r3, r8, r3
 80051b8:	60bb      	str	r3, [r7, #8]
 80051ba:	462b      	mov	r3, r5
 80051bc:	eb49 0303 	adc.w	r3, r9, r3
 80051c0:	60fb      	str	r3, [r7, #12]
 80051c2:	f04f 0200 	mov.w	r2, #0
 80051c6:	f04f 0300 	mov.w	r3, #0
 80051ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051ce:	4629      	mov	r1, r5
 80051d0:	024b      	lsls	r3, r1, #9
 80051d2:	4621      	mov	r1, r4
 80051d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051d8:	4621      	mov	r1, r4
 80051da:	024a      	lsls	r2, r1, #9
 80051dc:	4610      	mov	r0, r2
 80051de:	4619      	mov	r1, r3
 80051e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051e2:	2200      	movs	r2, #0
 80051e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80051e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051ec:	f7fb f872 	bl	80002d4 <__aeabi_uldivmod>
 80051f0:	4602      	mov	r2, r0
 80051f2:	460b      	mov	r3, r1
 80051f4:	4613      	mov	r3, r2
 80051f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051f8:	e058      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051fa:	4b38      	ldr	r3, [pc, #224]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	099b      	lsrs	r3, r3, #6
 8005200:	2200      	movs	r2, #0
 8005202:	4618      	mov	r0, r3
 8005204:	4611      	mov	r1, r2
 8005206:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800520a:	623b      	str	r3, [r7, #32]
 800520c:	2300      	movs	r3, #0
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
 8005210:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005214:	4642      	mov	r2, r8
 8005216:	464b      	mov	r3, r9
 8005218:	f04f 0000 	mov.w	r0, #0
 800521c:	f04f 0100 	mov.w	r1, #0
 8005220:	0159      	lsls	r1, r3, #5
 8005222:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005226:	0150      	lsls	r0, r2, #5
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	4641      	mov	r1, r8
 800522e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005232:	4649      	mov	r1, r9
 8005234:	eb63 0b01 	sbc.w	fp, r3, r1
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005244:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005248:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800524c:	ebb2 040a 	subs.w	r4, r2, sl
 8005250:	eb63 050b 	sbc.w	r5, r3, fp
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	00eb      	lsls	r3, r5, #3
 800525e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005262:	00e2      	lsls	r2, r4, #3
 8005264:	4614      	mov	r4, r2
 8005266:	461d      	mov	r5, r3
 8005268:	4643      	mov	r3, r8
 800526a:	18e3      	adds	r3, r4, r3
 800526c:	603b      	str	r3, [r7, #0]
 800526e:	464b      	mov	r3, r9
 8005270:	eb45 0303 	adc.w	r3, r5, r3
 8005274:	607b      	str	r3, [r7, #4]
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005282:	4629      	mov	r1, r5
 8005284:	028b      	lsls	r3, r1, #10
 8005286:	4621      	mov	r1, r4
 8005288:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800528c:	4621      	mov	r1, r4
 800528e:	028a      	lsls	r2, r1, #10
 8005290:	4610      	mov	r0, r2
 8005292:	4619      	mov	r1, r3
 8005294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005296:	2200      	movs	r2, #0
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	61fa      	str	r2, [r7, #28]
 800529c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052a0:	f7fb f818 	bl	80002d4 <__aeabi_uldivmod>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4613      	mov	r3, r2
 80052aa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80052ac:	4b0b      	ldr	r3, [pc, #44]	; (80052dc <HAL_RCC_GetSysClockFreq+0x200>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	0c1b      	lsrs	r3, r3, #16
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	3301      	adds	r3, #1
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80052bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052c6:	e002      	b.n	80052ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052c8:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80052ca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3750      	adds	r7, #80	; 0x50
 80052d4:	46bd      	mov	sp, r7
 80052d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052da:	bf00      	nop
 80052dc:	40023800 	.word	0x40023800
 80052e0:	00f42400 	.word	0x00f42400
 80052e4:	007a1200 	.word	0x007a1200

080052e8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052ec:	4b03      	ldr	r3, [pc, #12]	; (80052fc <HAL_RCC_GetHCLKFreq+0x14>)
 80052ee:	681b      	ldr	r3, [r3, #0]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20000000 	.word	0x20000000

08005300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005304:	f7ff fff0 	bl	80052e8 <HAL_RCC_GetHCLKFreq>
 8005308:	4602      	mov	r2, r0
 800530a:	4b05      	ldr	r3, [pc, #20]	; (8005320 <HAL_RCC_GetPCLK1Freq+0x20>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	0a9b      	lsrs	r3, r3, #10
 8005310:	f003 0307 	and.w	r3, r3, #7
 8005314:	4903      	ldr	r1, [pc, #12]	; (8005324 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005316:	5ccb      	ldrb	r3, [r1, r3]
 8005318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800531c:	4618      	mov	r0, r3
 800531e:	bd80      	pop	{r7, pc}
 8005320:	40023800 	.word	0x40023800
 8005324:	0800f40c 	.word	0x0800f40c

08005328 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800532c:	f7ff ffdc 	bl	80052e8 <HAL_RCC_GetHCLKFreq>
 8005330:	4602      	mov	r2, r0
 8005332:	4b05      	ldr	r3, [pc, #20]	; (8005348 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	0b5b      	lsrs	r3, r3, #13
 8005338:	f003 0307 	and.w	r3, r3, #7
 800533c:	4903      	ldr	r1, [pc, #12]	; (800534c <HAL_RCC_GetPCLK2Freq+0x24>)
 800533e:	5ccb      	ldrb	r3, [r1, r3]
 8005340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005344:	4618      	mov	r0, r3
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40023800 	.word	0x40023800
 800534c:	0800f40c 	.word	0x0800f40c

08005350 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	220f      	movs	r2, #15
 800535e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005360:	4b12      	ldr	r3, [pc, #72]	; (80053ac <HAL_RCC_GetClockConfig+0x5c>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 0203 	and.w	r2, r3, #3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800536c:	4b0f      	ldr	r3, [pc, #60]	; (80053ac <HAL_RCC_GetClockConfig+0x5c>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005378:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <HAL_RCC_GetClockConfig+0x5c>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005384:	4b09      	ldr	r3, [pc, #36]	; (80053ac <HAL_RCC_GetClockConfig+0x5c>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	08db      	lsrs	r3, r3, #3
 800538a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005392:	4b07      	ldr	r3, [pc, #28]	; (80053b0 <HAL_RCC_GetClockConfig+0x60>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 020f 	and.w	r2, r3, #15
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	601a      	str	r2, [r3, #0]
}
 800539e:	bf00      	nop
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40023800 	.word	0x40023800
 80053b0:	40023c00 	.word	0x40023c00

080053b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80053c0:	2300      	movs	r3, #0
 80053c2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80053c4:	2300      	movs	r3, #0
 80053c6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d012      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053dc:	4b69      	ldr	r3, [pc, #420]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	4a68      	ldr	r2, [pc, #416]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80053e6:	6093      	str	r3, [r2, #8]
 80053e8:	4b66      	ldr	r3, [pc, #408]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f0:	4964      	ldr	r1, [pc, #400]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80053fe:	2301      	movs	r3, #1
 8005400:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d017      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800540e:	4b5d      	ldr	r3, [pc, #372]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005414:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541c:	4959      	ldr	r1, [pc, #356]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005428:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800542c:	d101      	bne.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800542e:	2301      	movs	r3, #1
 8005430:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800543a:	2301      	movs	r3, #1
 800543c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d017      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800544a:	4b4e      	ldr	r3, [pc, #312]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005450:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005458:	494a      	ldr	r1, [pc, #296]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800545a:	4313      	orrs	r3, r2
 800545c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005468:	d101      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800546a:	2301      	movs	r3, #1
 800546c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005476:	2301      	movs	r3, #1
 8005478:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005486:	2301      	movs	r3, #1
 8005488:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	f000 808b 	beq.w	80055ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005498:	4b3a      	ldr	r3, [pc, #232]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800549a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549c:	4a39      	ldr	r2, [pc, #228]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800549e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a2:	6413      	str	r3, [r2, #64]	; 0x40
 80054a4:	4b37      	ldr	r3, [pc, #220]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80054b0:	4b35      	ldr	r3, [pc, #212]	; (8005588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a34      	ldr	r2, [pc, #208]	; (8005588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054bc:	f7fd f944 	bl	8002748 <HAL_GetTick>
 80054c0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054c2:	e008      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054c4:	f7fd f940 	bl	8002748 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b64      	cmp	r3, #100	; 0x64
 80054d0:	d901      	bls.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e38f      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054d6:	4b2c      	ldr	r3, [pc, #176]	; (8005588 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d0f0      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054e2:	4b28      	ldr	r3, [pc, #160]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d035      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d02e      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005500:	4b20      	ldr	r3, [pc, #128]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005508:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800550a:	4b1e      	ldr	r3, [pc, #120]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800550c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550e:	4a1d      	ldr	r2, [pc, #116]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005514:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005516:	4b1b      	ldr	r3, [pc, #108]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551a:	4a1a      	ldr	r2, [pc, #104]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800551c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005520:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005522:	4a18      	ldr	r2, [pc, #96]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005528:	4b16      	ldr	r3, [pc, #88]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800552a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	2b01      	cmp	r3, #1
 8005532:	d114      	bne.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005534:	f7fd f908 	bl	8002748 <HAL_GetTick>
 8005538:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800553a:	e00a      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800553c:	f7fd f904 	bl	8002748 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	f241 3288 	movw	r2, #5000	; 0x1388
 800554a:	4293      	cmp	r3, r2
 800554c:	d901      	bls.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e351      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005552:	4b0c      	ldr	r3, [pc, #48]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d0ee      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005566:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800556a:	d111      	bne.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800556c:	4b05      	ldr	r3, [pc, #20]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005578:	4b04      	ldr	r3, [pc, #16]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800557a:	400b      	ands	r3, r1
 800557c:	4901      	ldr	r1, [pc, #4]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800557e:	4313      	orrs	r3, r2
 8005580:	608b      	str	r3, [r1, #8]
 8005582:	e00b      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005584:	40023800 	.word	0x40023800
 8005588:	40007000 	.word	0x40007000
 800558c:	0ffffcff 	.word	0x0ffffcff
 8005590:	4bac      	ldr	r3, [pc, #688]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	4aab      	ldr	r2, [pc, #684]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005596:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800559a:	6093      	str	r3, [r2, #8]
 800559c:	4ba9      	ldr	r3, [pc, #676]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800559e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055a8:	49a6      	ldr	r1, [pc, #664]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0310 	and.w	r3, r3, #16
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d010      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055ba:	4ba2      	ldr	r3, [pc, #648]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055c0:	4aa0      	ldr	r2, [pc, #640]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055c6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80055ca:	4b9e      	ldr	r3, [pc, #632]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d4:	499b      	ldr	r1, [pc, #620]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00a      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055e8:	4b96      	ldr	r3, [pc, #600]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055f6:	4993      	ldr	r1, [pc, #588]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00a      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800560a:	4b8e      	ldr	r3, [pc, #568]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800560c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005610:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005618:	498a      	ldr	r1, [pc, #552]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00a      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800562c:	4b85      	ldr	r3, [pc, #532]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800562e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005632:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800563a:	4982      	ldr	r1, [pc, #520]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800564e:	4b7d      	ldr	r3, [pc, #500]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005654:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565c:	4979      	ldr	r1, [pc, #484]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800565e:	4313      	orrs	r3, r2
 8005660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00a      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005670:	4b74      	ldr	r3, [pc, #464]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005676:	f023 0203 	bic.w	r2, r3, #3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567e:	4971      	ldr	r1, [pc, #452]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00a      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005692:	4b6c      	ldr	r3, [pc, #432]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005698:	f023 020c 	bic.w	r2, r3, #12
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056a0:	4968      	ldr	r1, [pc, #416]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00a      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056b4:	4b63      	ldr	r3, [pc, #396]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056c2:	4960      	ldr	r1, [pc, #384]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d00a      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80056d6:	4b5b      	ldr	r3, [pc, #364]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056dc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056e4:	4957      	ldr	r1, [pc, #348]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00a      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056f8:	4b52      	ldr	r3, [pc, #328]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005706:	494f      	ldr	r1, [pc, #316]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005708:	4313      	orrs	r3, r2
 800570a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00a      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800571a:	4b4a      	ldr	r3, [pc, #296]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005720:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005728:	4946      	ldr	r1, [pc, #280]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800572a:	4313      	orrs	r3, r2
 800572c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00a      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800573c:	4b41      	ldr	r3, [pc, #260]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800573e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005742:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574a:	493e      	ldr	r1, [pc, #248]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800574c:	4313      	orrs	r3, r2
 800574e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800575e:	4b39      	ldr	r3, [pc, #228]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005764:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800576c:	4935      	ldr	r1, [pc, #212]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800576e:	4313      	orrs	r3, r2
 8005770:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00a      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005780:	4b30      	ldr	r3, [pc, #192]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005786:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800578e:	492d      	ldr	r1, [pc, #180]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005790:	4313      	orrs	r3, r2
 8005792:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d011      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80057a2:	4b28      	ldr	r3, [pc, #160]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057b0:	4924      	ldr	r1, [pc, #144]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057c0:	d101      	bne.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80057c2:	2301      	movs	r3, #1
 80057c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0308 	and.w	r3, r3, #8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80057d2:	2301      	movs	r3, #1
 80057d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00a      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057e2:	4b18      	ldr	r3, [pc, #96]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057f0:	4914      	ldr	r1, [pc, #80]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00b      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005804:	4b0f      	ldr	r3, [pc, #60]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800580a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005814:	490b      	ldr	r1, [pc, #44]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005816:	4313      	orrs	r3, r2
 8005818:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00f      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005828:	4b06      	ldr	r3, [pc, #24]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800582a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800582e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005838:	4902      	ldr	r1, [pc, #8]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005840:	e002      	b.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005842:	bf00      	nop
 8005844:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00b      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005854:	4b8a      	ldr	r3, [pc, #552]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800585a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005864:	4986      	ldr	r1, [pc, #536]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005866:	4313      	orrs	r3, r2
 8005868:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00b      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005878:	4b81      	ldr	r3, [pc, #516]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800587a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800587e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005888:	497d      	ldr	r1, [pc, #500]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d006      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 80d6 	beq.w	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80058a4:	4b76      	ldr	r3, [pc, #472]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a75      	ldr	r2, [pc, #468]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80058ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b0:	f7fc ff4a 	bl	8002748 <HAL_GetTick>
 80058b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80058b6:	e008      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058b8:	f7fc ff46 	bl	8002748 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b64      	cmp	r3, #100	; 0x64
 80058c4:	d901      	bls.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e195      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80058ca:	4b6d      	ldr	r3, [pc, #436]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f0      	bne.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d021      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d11d      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058ea:	4b65      	ldr	r3, [pc, #404]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058f0:	0c1b      	lsrs	r3, r3, #16
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80058f8:	4b61      	ldr	r3, [pc, #388]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058fe:	0e1b      	lsrs	r3, r3, #24
 8005900:	f003 030f 	and.w	r3, r3, #15
 8005904:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	019a      	lsls	r2, r3, #6
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	041b      	lsls	r3, r3, #16
 8005910:	431a      	orrs	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	061b      	lsls	r3, r3, #24
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	071b      	lsls	r3, r3, #28
 800591e:	4958      	ldr	r1, [pc, #352]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005920:	4313      	orrs	r3, r2
 8005922:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d004      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005936:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800593a:	d00a      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005944:	2b00      	cmp	r3, #0
 8005946:	d02e      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005950:	d129      	bne.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005952:	4b4b      	ldr	r3, [pc, #300]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005958:	0c1b      	lsrs	r3, r3, #16
 800595a:	f003 0303 	and.w	r3, r3, #3
 800595e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005960:	4b47      	ldr	r3, [pc, #284]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005966:	0f1b      	lsrs	r3, r3, #28
 8005968:	f003 0307 	and.w	r3, r3, #7
 800596c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	019a      	lsls	r2, r3, #6
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	041b      	lsls	r3, r3, #16
 8005978:	431a      	orrs	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	061b      	lsls	r3, r3, #24
 8005980:	431a      	orrs	r2, r3
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	071b      	lsls	r3, r3, #28
 8005986:	493e      	ldr	r1, [pc, #248]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800598e:	4b3c      	ldr	r3, [pc, #240]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005994:	f023 021f 	bic.w	r2, r3, #31
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599c:	3b01      	subs	r3, #1
 800599e:	4938      	ldr	r1, [pc, #224]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d01d      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059b2:	4b33      	ldr	r3, [pc, #204]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059b8:	0e1b      	lsrs	r3, r3, #24
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059c0:	4b2f      	ldr	r3, [pc, #188]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c6:	0f1b      	lsrs	r3, r3, #28
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	019a      	lsls	r2, r3, #6
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	041b      	lsls	r3, r3, #16
 80059da:	431a      	orrs	r2, r3
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	061b      	lsls	r3, r3, #24
 80059e0:	431a      	orrs	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	071b      	lsls	r3, r3, #28
 80059e6:	4926      	ldr	r1, [pc, #152]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059e8:	4313      	orrs	r3, r2
 80059ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d011      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	019a      	lsls	r2, r3, #6
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	691b      	ldr	r3, [r3, #16]
 8005a04:	041b      	lsls	r3, r3, #16
 8005a06:	431a      	orrs	r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	061b      	lsls	r3, r3, #24
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	071b      	lsls	r3, r3, #28
 8005a16:	491a      	ldr	r1, [pc, #104]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a1e:	4b18      	ldr	r3, [pc, #96]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a17      	ldr	r2, [pc, #92]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2a:	f7fc fe8d 	bl	8002748 <HAL_GetTick>
 8005a2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a30:	e008      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a32:	f7fc fe89 	bl	8002748 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b64      	cmp	r3, #100	; 0x64
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0d8      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a44:	4b0e      	ldr	r3, [pc, #56]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0f0      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	f040 80ce 	bne.w	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005a58:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a08      	ldr	r2, [pc, #32]	; (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a64:	f7fc fe70 	bl	8002748 <HAL_GetTick>
 8005a68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a6a:	e00b      	b.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a6c:	f7fc fe6c 	bl	8002748 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b64      	cmp	r3, #100	; 0x64
 8005a78:	d904      	bls.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e0bb      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005a7e:	bf00      	nop
 8005a80:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005a84:	4b5e      	ldr	r3, [pc, #376]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a90:	d0ec      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d009      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d02e      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d12a      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005aba:	4b51      	ldr	r3, [pc, #324]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac0:	0c1b      	lsrs	r3, r3, #16
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ac8:	4b4d      	ldr	r3, [pc, #308]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ace:	0f1b      	lsrs	r3, r3, #28
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	019a      	lsls	r2, r3, #6
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	041b      	lsls	r3, r3, #16
 8005ae0:	431a      	orrs	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	061b      	lsls	r3, r3, #24
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	071b      	lsls	r3, r3, #28
 8005aee:	4944      	ldr	r1, [pc, #272]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005af6:	4b42      	ldr	r3, [pc, #264]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005afc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b04:	3b01      	subs	r3, #1
 8005b06:	021b      	lsls	r3, r3, #8
 8005b08:	493d      	ldr	r1, [pc, #244]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d022      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b24:	d11d      	bne.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b26:	4b36      	ldr	r3, [pc, #216]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b2c:	0e1b      	lsrs	r3, r3, #24
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b34:	4b32      	ldr	r3, [pc, #200]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3a:	0f1b      	lsrs	r3, r3, #28
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	019a      	lsls	r2, r3, #6
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a1b      	ldr	r3, [r3, #32]
 8005b4c:	041b      	lsls	r3, r3, #16
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	061b      	lsls	r3, r3, #24
 8005b54:	431a      	orrs	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	071b      	lsls	r3, r3, #28
 8005b5a:	4929      	ldr	r1, [pc, #164]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d028      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b6e:	4b24      	ldr	r3, [pc, #144]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b74:	0e1b      	lsrs	r3, r3, #24
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b7c:	4b20      	ldr	r3, [pc, #128]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b82:	0c1b      	lsrs	r3, r3, #16
 8005b84:	f003 0303 	and.w	r3, r3, #3
 8005b88:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	019a      	lsls	r2, r3, #6
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	041b      	lsls	r3, r3, #16
 8005b94:	431a      	orrs	r2, r3
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	061b      	lsls	r3, r3, #24
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	69db      	ldr	r3, [r3, #28]
 8005ba0:	071b      	lsls	r3, r3, #28
 8005ba2:	4917      	ldr	r1, [pc, #92]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005baa:	4b15      	ldr	r3, [pc, #84]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb8:	4911      	ldr	r1, [pc, #68]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005bc0:	4b0f      	ldr	r3, [pc, #60]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a0e      	ldr	r2, [pc, #56]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bcc:	f7fc fdbc 	bl	8002748 <HAL_GetTick>
 8005bd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005bd4:	f7fc fdb8 	bl	8002748 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b64      	cmp	r3, #100	; 0x64
 8005be0:	d901      	bls.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e007      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005be6:	4b06      	ldr	r3, [pc, #24]	; (8005c00 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bf2:	d1ef      	bne.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3720      	adds	r7, #32
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40023800 	.word	0x40023800

08005c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e049      	b.n	8005caa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fc fb9e 	bl	800236c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3304      	adds	r3, #4
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f000 fc34 	bl	80064b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3708      	adds	r7, #8
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
	...

08005cb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d001      	beq.n	8005ccc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e054      	b.n	8005d76 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0201 	orr.w	r2, r2, #1
 8005ce2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a26      	ldr	r2, [pc, #152]	; (8005d84 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d022      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cf6:	d01d      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a22      	ldr	r2, [pc, #136]	; (8005d88 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d018      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a21      	ldr	r2, [pc, #132]	; (8005d8c <HAL_TIM_Base_Start_IT+0xd8>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d013      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a1f      	ldr	r2, [pc, #124]	; (8005d90 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d00e      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a1e      	ldr	r2, [pc, #120]	; (8005d94 <HAL_TIM_Base_Start_IT+0xe0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d009      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1c      	ldr	r2, [pc, #112]	; (8005d98 <HAL_TIM_Base_Start_IT+0xe4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d004      	beq.n	8005d34 <HAL_TIM_Base_Start_IT+0x80>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a1b      	ldr	r2, [pc, #108]	; (8005d9c <HAL_TIM_Base_Start_IT+0xe8>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d115      	bne.n	8005d60 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689a      	ldr	r2, [r3, #8]
 8005d3a:	4b19      	ldr	r3, [pc, #100]	; (8005da0 <HAL_TIM_Base_Start_IT+0xec>)
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2b06      	cmp	r3, #6
 8005d44:	d015      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0xbe>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d4c:	d011      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d5e:	e008      	b.n	8005d72 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	e000      	b.n	8005d74 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	40010000 	.word	0x40010000
 8005d88:	40000400 	.word	0x40000400
 8005d8c:	40000800 	.word	0x40000800
 8005d90:	40000c00 	.word	0x40000c00
 8005d94:	40010400 	.word	0x40010400
 8005d98:	40014000 	.word	0x40014000
 8005d9c:	40001800 	.word	0x40001800
 8005da0:	00010007 	.word	0x00010007

08005da4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e049      	b.n	8005e4a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d106      	bne.n	8005dd0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f841 	bl	8005e52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3304      	adds	r3, #4
 8005de0:	4619      	mov	r1, r3
 8005de2:	4610      	mov	r0, r2
 8005de4:	f000 fb64 	bl	80064b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b083      	sub	sp, #12
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e5a:	bf00      	nop
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b082      	sub	sp, #8
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d122      	bne.n	8005ec2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d11b      	bne.n	8005ec2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f06f 0202 	mvn.w	r2, #2
 8005e92:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 fae3 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005eae:	e005      	b.n	8005ebc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fad5 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fae6 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	f003 0304 	and.w	r3, r3, #4
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d122      	bne.n	8005f16 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b04      	cmp	r3, #4
 8005edc:	d11b      	bne.n	8005f16 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f06f 0204 	mvn.w	r2, #4
 8005ee6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d003      	beq.n	8005f04 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 fab9 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005f02:	e005      	b.n	8005f10 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 faab 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fabc 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	f003 0308 	and.w	r3, r3, #8
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d122      	bne.n	8005f6a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b08      	cmp	r3, #8
 8005f30:	d11b      	bne.n	8005f6a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f06f 0208 	mvn.w	r2, #8
 8005f3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2204      	movs	r2, #4
 8005f40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	f003 0303 	and.w	r3, r3, #3
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 fa8f 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005f56:	e005      	b.n	8005f64 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 fa81 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fa92 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	f003 0310 	and.w	r3, r3, #16
 8005f74:	2b10      	cmp	r3, #16
 8005f76:	d122      	bne.n	8005fbe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f003 0310 	and.w	r3, r3, #16
 8005f82:	2b10      	cmp	r3, #16
 8005f84:	d11b      	bne.n	8005fbe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f06f 0210 	mvn.w	r2, #16
 8005f8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2208      	movs	r2, #8
 8005f94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 fa65 	bl	8006474 <HAL_TIM_IC_CaptureCallback>
 8005faa:	e005      	b.n	8005fb8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fa57 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 fa68 	bl	8006488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d10e      	bne.n	8005fea <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d107      	bne.n	8005fea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f06f 0201 	mvn.w	r2, #1
 8005fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7fc f8c9 	bl	800217c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ff4:	2b80      	cmp	r3, #128	; 0x80
 8005ff6:	d10e      	bne.n	8006016 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006002:	2b80      	cmp	r3, #128	; 0x80
 8006004:	d107      	bne.n	8006016 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800600e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 fefb 	bl	8006e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006020:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006024:	d10e      	bne.n	8006044 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006030:	2b80      	cmp	r3, #128	; 0x80
 8006032:	d107      	bne.n	8006044 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800603c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 feee 	bl	8006e20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800604e:	2b40      	cmp	r3, #64	; 0x40
 8006050:	d10e      	bne.n	8006070 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605c:	2b40      	cmp	r3, #64	; 0x40
 800605e:	d107      	bne.n	8006070 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fa16 	bl	800649c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b20      	cmp	r3, #32
 800607c:	d10e      	bne.n	800609c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	f003 0320 	and.w	r3, r3, #32
 8006088:	2b20      	cmp	r3, #32
 800608a:	d107      	bne.n	800609c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f06f 0220 	mvn.w	r2, #32
 8006094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 feae 	bl	8006df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800609c:	bf00      	nop
 800609e:	3708      	adds	r7, #8
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060b0:	2300      	movs	r3, #0
 80060b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060be:	2302      	movs	r3, #2
 80060c0:	e0ff      	b.n	80062c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b14      	cmp	r3, #20
 80060ce:	f200 80f0 	bhi.w	80062b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060d2:	a201      	add	r2, pc, #4	; (adr r2, 80060d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d8:	0800612d 	.word	0x0800612d
 80060dc:	080062b3 	.word	0x080062b3
 80060e0:	080062b3 	.word	0x080062b3
 80060e4:	080062b3 	.word	0x080062b3
 80060e8:	0800616d 	.word	0x0800616d
 80060ec:	080062b3 	.word	0x080062b3
 80060f0:	080062b3 	.word	0x080062b3
 80060f4:	080062b3 	.word	0x080062b3
 80060f8:	080061af 	.word	0x080061af
 80060fc:	080062b3 	.word	0x080062b3
 8006100:	080062b3 	.word	0x080062b3
 8006104:	080062b3 	.word	0x080062b3
 8006108:	080061ef 	.word	0x080061ef
 800610c:	080062b3 	.word	0x080062b3
 8006110:	080062b3 	.word	0x080062b3
 8006114:	080062b3 	.word	0x080062b3
 8006118:	08006231 	.word	0x08006231
 800611c:	080062b3 	.word	0x080062b3
 8006120:	080062b3 	.word	0x080062b3
 8006124:	080062b3 	.word	0x080062b3
 8006128:	08006271 	.word	0x08006271
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fa5c 	bl	80065f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699a      	ldr	r2, [r3, #24]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0208 	orr.w	r2, r2, #8
 8006146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	699a      	ldr	r2, [r3, #24]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0204 	bic.w	r2, r2, #4
 8006156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6999      	ldr	r1, [r3, #24]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	691a      	ldr	r2, [r3, #16]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	619a      	str	r2, [r3, #24]
      break;
 800616a:	e0a5      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	4618      	mov	r0, r3
 8006174:	f000 faae 	bl	80066d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699a      	ldr	r2, [r3, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699a      	ldr	r2, [r3, #24]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6999      	ldr	r1, [r3, #24]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	021a      	lsls	r2, r3, #8
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	619a      	str	r2, [r3, #24]
      break;
 80061ac:	e084      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68b9      	ldr	r1, [r7, #8]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 fb05 	bl	80067c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69da      	ldr	r2, [r3, #28]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0208 	orr.w	r2, r2, #8
 80061c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	69da      	ldr	r2, [r3, #28]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0204 	bic.w	r2, r2, #4
 80061d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69d9      	ldr	r1, [r3, #28]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	61da      	str	r2, [r3, #28]
      break;
 80061ec:	e064      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fb5b 	bl	80068b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69da      	ldr	r2, [r3, #28]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69da      	ldr	r2, [r3, #28]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69d9      	ldr	r1, [r3, #28]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	021a      	lsls	r2, r3, #8
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	61da      	str	r2, [r3, #28]
      break;
 800622e:	e043      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68b9      	ldr	r1, [r7, #8]
 8006236:	4618      	mov	r0, r3
 8006238:	f000 fb92 	bl	8006960 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0208 	orr.w	r2, r2, #8
 800624a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0204 	bic.w	r2, r2, #4
 800625a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	691a      	ldr	r2, [r3, #16]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800626e:	e023      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68b9      	ldr	r1, [r7, #8]
 8006276:	4618      	mov	r0, r3
 8006278:	f000 fbc4 	bl	8006a04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800628a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800629a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	021a      	lsls	r2, r3, #8
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	430a      	orrs	r2, r1
 80062ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80062b0:	e002      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	75fb      	strb	r3, [r7, #23]
      break;
 80062b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop

080062cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_TIM_ConfigClockSource+0x1c>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e0b4      	b.n	8006452 <HAL_TIM_ConfigClockSource+0x186>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2202      	movs	r2, #2
 80062f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	4b56      	ldr	r3, [pc, #344]	; (800645c <HAL_TIM_ConfigClockSource+0x190>)
 8006304:	4013      	ands	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800630e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006320:	d03e      	beq.n	80063a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006326:	f200 8087 	bhi.w	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 800632a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800632e:	f000 8086 	beq.w	800643e <HAL_TIM_ConfigClockSource+0x172>
 8006332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006336:	d87f      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006338:	2b70      	cmp	r3, #112	; 0x70
 800633a:	d01a      	beq.n	8006372 <HAL_TIM_ConfigClockSource+0xa6>
 800633c:	2b70      	cmp	r3, #112	; 0x70
 800633e:	d87b      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006340:	2b60      	cmp	r3, #96	; 0x60
 8006342:	d050      	beq.n	80063e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006344:	2b60      	cmp	r3, #96	; 0x60
 8006346:	d877      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006348:	2b50      	cmp	r3, #80	; 0x50
 800634a:	d03c      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0xfa>
 800634c:	2b50      	cmp	r3, #80	; 0x50
 800634e:	d873      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006350:	2b40      	cmp	r3, #64	; 0x40
 8006352:	d058      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x13a>
 8006354:	2b40      	cmp	r3, #64	; 0x40
 8006356:	d86f      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006358:	2b30      	cmp	r3, #48	; 0x30
 800635a:	d064      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 800635c:	2b30      	cmp	r3, #48	; 0x30
 800635e:	d86b      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006360:	2b20      	cmp	r3, #32
 8006362:	d060      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 8006364:	2b20      	cmp	r3, #32
 8006366:	d867      	bhi.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
 8006368:	2b00      	cmp	r3, #0
 800636a:	d05c      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 800636c:	2b10      	cmp	r3, #16
 800636e:	d05a      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x15a>
 8006370:	e062      	b.n	8006438 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006382:	f000 fc0d 	bl	8006ba0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006394:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	609a      	str	r2, [r3, #8]
      break;
 800639e:	e04f      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063b0:	f000 fbf6 	bl	8006ba0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689a      	ldr	r2, [r3, #8]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063c2:	609a      	str	r2, [r3, #8]
      break;
 80063c4:	e03c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063d2:	461a      	mov	r2, r3
 80063d4:	f000 fb6a 	bl	8006aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2150      	movs	r1, #80	; 0x50
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fbc3 	bl	8006b6a <TIM_ITRx_SetConfig>
      break;
 80063e4:	e02c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063f2:	461a      	mov	r2, r3
 80063f4:	f000 fb89 	bl	8006b0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2160      	movs	r1, #96	; 0x60
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fbb3 	bl	8006b6a <TIM_ITRx_SetConfig>
      break;
 8006404:	e01c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006412:	461a      	mov	r2, r3
 8006414:	f000 fb4a 	bl	8006aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2140      	movs	r1, #64	; 0x40
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fba3 	bl	8006b6a <TIM_ITRx_SetConfig>
      break;
 8006424:	e00c      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4619      	mov	r1, r3
 8006430:	4610      	mov	r0, r2
 8006432:	f000 fb9a 	bl	8006b6a <TIM_ITRx_SetConfig>
      break;
 8006436:	e003      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	73fb      	strb	r3, [r7, #15]
      break;
 800643c:	e000      	b.n	8006440 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800643e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006450:	7bfb      	ldrb	r3, [r7, #15]
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	fffeff88 	.word	0xfffeff88

08006460 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a40      	ldr	r2, [pc, #256]	; (80065c4 <TIM_Base_SetConfig+0x114>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d013      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ce:	d00f      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a3d      	ldr	r2, [pc, #244]	; (80065c8 <TIM_Base_SetConfig+0x118>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d00b      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a3c      	ldr	r2, [pc, #240]	; (80065cc <TIM_Base_SetConfig+0x11c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d007      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a3b      	ldr	r2, [pc, #236]	; (80065d0 <TIM_Base_SetConfig+0x120>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d003      	beq.n	80064f0 <TIM_Base_SetConfig+0x40>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a3a      	ldr	r2, [pc, #232]	; (80065d4 <TIM_Base_SetConfig+0x124>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d108      	bne.n	8006502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a2f      	ldr	r2, [pc, #188]	; (80065c4 <TIM_Base_SetConfig+0x114>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d02b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006510:	d027      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a2c      	ldr	r2, [pc, #176]	; (80065c8 <TIM_Base_SetConfig+0x118>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d023      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a2b      	ldr	r2, [pc, #172]	; (80065cc <TIM_Base_SetConfig+0x11c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d01f      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a2a      	ldr	r2, [pc, #168]	; (80065d0 <TIM_Base_SetConfig+0x120>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d01b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a29      	ldr	r2, [pc, #164]	; (80065d4 <TIM_Base_SetConfig+0x124>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d017      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a28      	ldr	r2, [pc, #160]	; (80065d8 <TIM_Base_SetConfig+0x128>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d013      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a27      	ldr	r2, [pc, #156]	; (80065dc <TIM_Base_SetConfig+0x12c>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00f      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a26      	ldr	r2, [pc, #152]	; (80065e0 <TIM_Base_SetConfig+0x130>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d00b      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a25      	ldr	r2, [pc, #148]	; (80065e4 <TIM_Base_SetConfig+0x134>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d007      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a24      	ldr	r2, [pc, #144]	; (80065e8 <TIM_Base_SetConfig+0x138>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_Base_SetConfig+0xb2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a23      	ldr	r2, [pc, #140]	; (80065ec <TIM_Base_SetConfig+0x13c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d108      	bne.n	8006574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4313      	orrs	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	4313      	orrs	r3, r2
 8006580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a0a      	ldr	r2, [pc, #40]	; (80065c4 <TIM_Base_SetConfig+0x114>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d003      	beq.n	80065a8 <TIM_Base_SetConfig+0xf8>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a0c      	ldr	r2, [pc, #48]	; (80065d4 <TIM_Base_SetConfig+0x124>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d103      	bne.n	80065b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	691a      	ldr	r2, [r3, #16]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	615a      	str	r2, [r3, #20]
}
 80065b6:	bf00      	nop
 80065b8:	3714      	adds	r7, #20
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	40010000 	.word	0x40010000
 80065c8:	40000400 	.word	0x40000400
 80065cc:	40000800 	.word	0x40000800
 80065d0:	40000c00 	.word	0x40000c00
 80065d4:	40010400 	.word	0x40010400
 80065d8:	40014000 	.word	0x40014000
 80065dc:	40014400 	.word	0x40014400
 80065e0:	40014800 	.word	0x40014800
 80065e4:	40001800 	.word	0x40001800
 80065e8:	40001c00 	.word	0x40001c00
 80065ec:	40002000 	.word	0x40002000

080065f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	f023 0201 	bic.w	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	4b2b      	ldr	r3, [pc, #172]	; (80066c8 <TIM_OC1_SetConfig+0xd8>)
 800661c:	4013      	ands	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0303 	bic.w	r3, r3, #3
 8006626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f023 0302 	bic.w	r3, r3, #2
 8006638:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	4313      	orrs	r3, r2
 8006642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a21      	ldr	r2, [pc, #132]	; (80066cc <TIM_OC1_SetConfig+0xdc>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d003      	beq.n	8006654 <TIM_OC1_SetConfig+0x64>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a20      	ldr	r2, [pc, #128]	; (80066d0 <TIM_OC1_SetConfig+0xe0>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d10c      	bne.n	800666e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 0308 	bic.w	r3, r3, #8
 800665a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	4313      	orrs	r3, r2
 8006664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f023 0304 	bic.w	r3, r3, #4
 800666c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a16      	ldr	r2, [pc, #88]	; (80066cc <TIM_OC1_SetConfig+0xdc>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d003      	beq.n	800667e <TIM_OC1_SetConfig+0x8e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a15      	ldr	r2, [pc, #84]	; (80066d0 <TIM_OC1_SetConfig+0xe0>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d111      	bne.n	80066a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800668c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	4313      	orrs	r3, r2
 8006696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	4313      	orrs	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	685a      	ldr	r2, [r3, #4]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	621a      	str	r2, [r3, #32]
}
 80066bc:	bf00      	nop
 80066be:	371c      	adds	r7, #28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr
 80066c8:	fffeff8f 	.word	0xfffeff8f
 80066cc:	40010000 	.word	0x40010000
 80066d0:	40010400 	.word	0x40010400

080066d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b087      	sub	sp, #28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	f023 0210 	bic.w	r2, r3, #16
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <TIM_OC2_SetConfig+0xe4>)
 8006700:	4013      	ands	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800670a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	021b      	lsls	r3, r3, #8
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f023 0320 	bic.w	r3, r3, #32
 800671e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	011b      	lsls	r3, r3, #4
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	4313      	orrs	r3, r2
 800672a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a23      	ldr	r2, [pc, #140]	; (80067bc <TIM_OC2_SetConfig+0xe8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d003      	beq.n	800673c <TIM_OC2_SetConfig+0x68>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a22      	ldr	r2, [pc, #136]	; (80067c0 <TIM_OC2_SetConfig+0xec>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d10d      	bne.n	8006758 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006756:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a18      	ldr	r2, [pc, #96]	; (80067bc <TIM_OC2_SetConfig+0xe8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_OC2_SetConfig+0x94>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a17      	ldr	r2, [pc, #92]	; (80067c0 <TIM_OC2_SetConfig+0xec>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d113      	bne.n	8006790 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800676e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006776:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	621a      	str	r2, [r3, #32]
}
 80067aa:	bf00      	nop
 80067ac:	371c      	adds	r7, #28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	feff8fff 	.word	0xfeff8fff
 80067bc:	40010000 	.word	0x40010000
 80067c0:	40010400 	.word	0x40010400

080067c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b087      	sub	sp, #28
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4b2d      	ldr	r3, [pc, #180]	; (80068a4 <TIM_OC3_SetConfig+0xe0>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0303 	bic.w	r3, r3, #3
 80067fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800680c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	021b      	lsls	r3, r3, #8
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a22      	ldr	r2, [pc, #136]	; (80068a8 <TIM_OC3_SetConfig+0xe4>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d003      	beq.n	800682a <TIM_OC3_SetConfig+0x66>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a21      	ldr	r2, [pc, #132]	; (80068ac <TIM_OC3_SetConfig+0xe8>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d10d      	bne.n	8006846 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006830:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	021b      	lsls	r3, r3, #8
 8006838:	697a      	ldr	r2, [r7, #20]
 800683a:	4313      	orrs	r3, r2
 800683c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a17      	ldr	r2, [pc, #92]	; (80068a8 <TIM_OC3_SetConfig+0xe4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d003      	beq.n	8006856 <TIM_OC3_SetConfig+0x92>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a16      	ldr	r2, [pc, #88]	; (80068ac <TIM_OC3_SetConfig+0xe8>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d113      	bne.n	800687e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800685c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	011b      	lsls	r3, r3, #4
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	4313      	orrs	r3, r2
 8006870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	011b      	lsls	r3, r3, #4
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	621a      	str	r2, [r3, #32]
}
 8006898:	bf00      	nop
 800689a:	371c      	adds	r7, #28
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	fffeff8f 	.word	0xfffeff8f
 80068a8:	40010000 	.word	0x40010000
 80068ac:	40010400 	.word	0x40010400

080068b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b087      	sub	sp, #28
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	4b1e      	ldr	r3, [pc, #120]	; (8006954 <TIM_OC4_SetConfig+0xa4>)
 80068dc:	4013      	ands	r3, r2
 80068de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	021b      	lsls	r3, r3, #8
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	031b      	lsls	r3, r3, #12
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	4313      	orrs	r3, r2
 8006906:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a13      	ldr	r2, [pc, #76]	; (8006958 <TIM_OC4_SetConfig+0xa8>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d003      	beq.n	8006918 <TIM_OC4_SetConfig+0x68>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a12      	ldr	r2, [pc, #72]	; (800695c <TIM_OC4_SetConfig+0xac>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d109      	bne.n	800692c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800691e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	019b      	lsls	r3, r3, #6
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4313      	orrs	r3, r2
 800692a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685a      	ldr	r2, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	bf00      	nop
 8006948:	371c      	adds	r7, #28
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	feff8fff 	.word	0xfeff8fff
 8006958:	40010000 	.word	0x40010000
 800695c:	40010400 	.word	0x40010400

08006960 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	4b1b      	ldr	r3, [pc, #108]	; (80069f8 <TIM_OC5_SetConfig+0x98>)
 800698c:	4013      	ands	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	4313      	orrs	r3, r2
 8006998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80069a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	041b      	lsls	r3, r3, #16
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a12      	ldr	r2, [pc, #72]	; (80069fc <TIM_OC5_SetConfig+0x9c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d003      	beq.n	80069be <TIM_OC5_SetConfig+0x5e>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a11      	ldr	r2, [pc, #68]	; (8006a00 <TIM_OC5_SetConfig+0xa0>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d109      	bne.n	80069d2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	021b      	lsls	r3, r3, #8
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	621a      	str	r2, [r3, #32]
}
 80069ec:	bf00      	nop
 80069ee:	371c      	adds	r7, #28
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	fffeff8f 	.word	0xfffeff8f
 80069fc:	40010000 	.word	0x40010000
 8006a00:	40010400 	.word	0x40010400

08006a04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b087      	sub	sp, #28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4b1c      	ldr	r3, [pc, #112]	; (8006aa0 <TIM_OC6_SetConfig+0x9c>)
 8006a30:	4013      	ands	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	021b      	lsls	r3, r3, #8
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006a46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	051b      	lsls	r3, r3, #20
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a13      	ldr	r2, [pc, #76]	; (8006aa4 <TIM_OC6_SetConfig+0xa0>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_OC6_SetConfig+0x60>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a12      	ldr	r2, [pc, #72]	; (8006aa8 <TIM_OC6_SetConfig+0xa4>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d109      	bne.n	8006a78 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	029b      	lsls	r3, r3, #10
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	feff8fff 	.word	0xfeff8fff
 8006aa4:	40010000 	.word	0x40010000
 8006aa8:	40010400 	.word	0x40010400

08006aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	f023 0201 	bic.w	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	011b      	lsls	r3, r3, #4
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f023 030a 	bic.w	r3, r3, #10
 8006ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	621a      	str	r2, [r3, #32]
}
 8006afe:	bf00      	nop
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b087      	sub	sp, #28
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	60f8      	str	r0, [r7, #12]
 8006b12:	60b9      	str	r1, [r7, #8]
 8006b14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	f023 0210 	bic.w	r2, r3, #16
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	031b      	lsls	r3, r3, #12
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	621a      	str	r2, [r3, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b6a:	b480      	push	{r7}
 8006b6c:	b085      	sub	sp, #20
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
 8006b72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f043 0307 	orr.w	r3, r3, #7
 8006b8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	609a      	str	r2, [r3, #8]
}
 8006b94:	bf00      	nop
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	021a      	lsls	r2, r3, #8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	697a      	ldr	r2, [r7, #20]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	609a      	str	r2, [r3, #8]
}
 8006bd4:	bf00      	nop
 8006bd6:	371c      	adds	r7, #28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b085      	sub	sp, #20
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d101      	bne.n	8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	e06d      	b.n	8006cd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a30      	ldr	r2, [pc, #192]	; (8006ce0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d004      	beq.n	8006c2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a2f      	ldr	r2, [pc, #188]	; (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d108      	bne.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a20      	ldr	r2, [pc, #128]	; (8006ce0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d022      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c6a:	d01d      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a1d      	ldr	r2, [pc, #116]	; (8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d018      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a1c      	ldr	r2, [pc, #112]	; (8006cec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d013      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a1a      	ldr	r2, [pc, #104]	; (8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00e      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a15      	ldr	r2, [pc, #84]	; (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d009      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a16      	ldr	r2, [pc, #88]	; (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d004      	beq.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a15      	ldr	r2, [pc, #84]	; (8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d10c      	bne.n	8006cc2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	40010000 	.word	0x40010000
 8006ce4:	40010400 	.word	0x40010400
 8006ce8:	40000400 	.word	0x40000400
 8006cec:	40000800 	.word	0x40000800
 8006cf0:	40000c00 	.word	0x40000c00
 8006cf4:	40014000 	.word	0x40014000
 8006cf8:	40001800 	.word	0x40001800

08006cfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d06:	2300      	movs	r3, #0
 8006d08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d101      	bne.n	8006d18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d14:	2302      	movs	r3, #2
 8006d16:	e065      	b.n	8006de4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	041b      	lsls	r3, r3, #16
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a16      	ldr	r2, [pc, #88]	; (8006df0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d004      	beq.n	8006da6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a14      	ldr	r2, [pc, #80]	; (8006df4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d115      	bne.n	8006dd2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db0:	051b      	lsls	r3, r3, #20
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr
 8006df0:	40010000 	.word	0x40010000
 8006df4:	40010400 	.word	0x40010400

08006df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e28:	bf00      	nop
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e040      	b.n	8006ec8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d106      	bne.n	8006e5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f7fb fae0 	bl	800241c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2224      	movs	r2, #36	; 0x24
 8006e60:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 0201 	bic.w	r2, r2, #1
 8006e70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f82c 	bl	8006ed0 <UART_SetConfig>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d101      	bne.n	8006e82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e022      	b.n	8006ec8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fa84 	bl	8007398 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	685a      	ldr	r2, [r3, #4]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689a      	ldr	r2, [r3, #8]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006eae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0201 	orr.w	r2, r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fb0b 	bl	80074dc <UART_CheckIdleState>
 8006ec6:	4603      	mov	r3, r0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3708      	adds	r7, #8
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b088      	sub	sp, #32
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	431a      	orrs	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4ba6      	ldr	r3, [pc, #664]	; (8007194 <UART_SetConfig+0x2c4>)
 8006efc:	4013      	ands	r3, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	6812      	ldr	r2, [r2, #0]
 8006f02:	6979      	ldr	r1, [r7, #20]
 8006f04:	430b      	orrs	r3, r1
 8006f06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a1b      	ldr	r3, [r3, #32]
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a94      	ldr	r2, [pc, #592]	; (8007198 <UART_SetConfig+0x2c8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d120      	bne.n	8006f8e <UART_SetConfig+0xbe>
 8006f4c:	4b93      	ldr	r3, [pc, #588]	; (800719c <UART_SetConfig+0x2cc>)
 8006f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f52:	f003 0303 	and.w	r3, r3, #3
 8006f56:	2b03      	cmp	r3, #3
 8006f58:	d816      	bhi.n	8006f88 <UART_SetConfig+0xb8>
 8006f5a:	a201      	add	r2, pc, #4	; (adr r2, 8006f60 <UART_SetConfig+0x90>)
 8006f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f60:	08006f71 	.word	0x08006f71
 8006f64:	08006f7d 	.word	0x08006f7d
 8006f68:	08006f77 	.word	0x08006f77
 8006f6c:	08006f83 	.word	0x08006f83
 8006f70:	2301      	movs	r3, #1
 8006f72:	77fb      	strb	r3, [r7, #31]
 8006f74:	e150      	b.n	8007218 <UART_SetConfig+0x348>
 8006f76:	2302      	movs	r3, #2
 8006f78:	77fb      	strb	r3, [r7, #31]
 8006f7a:	e14d      	b.n	8007218 <UART_SetConfig+0x348>
 8006f7c:	2304      	movs	r3, #4
 8006f7e:	77fb      	strb	r3, [r7, #31]
 8006f80:	e14a      	b.n	8007218 <UART_SetConfig+0x348>
 8006f82:	2308      	movs	r3, #8
 8006f84:	77fb      	strb	r3, [r7, #31]
 8006f86:	e147      	b.n	8007218 <UART_SetConfig+0x348>
 8006f88:	2310      	movs	r3, #16
 8006f8a:	77fb      	strb	r3, [r7, #31]
 8006f8c:	e144      	b.n	8007218 <UART_SetConfig+0x348>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a83      	ldr	r2, [pc, #524]	; (80071a0 <UART_SetConfig+0x2d0>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d132      	bne.n	8006ffe <UART_SetConfig+0x12e>
 8006f98:	4b80      	ldr	r3, [pc, #512]	; (800719c <UART_SetConfig+0x2cc>)
 8006f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f9e:	f003 030c 	and.w	r3, r3, #12
 8006fa2:	2b0c      	cmp	r3, #12
 8006fa4:	d828      	bhi.n	8006ff8 <UART_SetConfig+0x128>
 8006fa6:	a201      	add	r2, pc, #4	; (adr r2, 8006fac <UART_SetConfig+0xdc>)
 8006fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fac:	08006fe1 	.word	0x08006fe1
 8006fb0:	08006ff9 	.word	0x08006ff9
 8006fb4:	08006ff9 	.word	0x08006ff9
 8006fb8:	08006ff9 	.word	0x08006ff9
 8006fbc:	08006fed 	.word	0x08006fed
 8006fc0:	08006ff9 	.word	0x08006ff9
 8006fc4:	08006ff9 	.word	0x08006ff9
 8006fc8:	08006ff9 	.word	0x08006ff9
 8006fcc:	08006fe7 	.word	0x08006fe7
 8006fd0:	08006ff9 	.word	0x08006ff9
 8006fd4:	08006ff9 	.word	0x08006ff9
 8006fd8:	08006ff9 	.word	0x08006ff9
 8006fdc:	08006ff3 	.word	0x08006ff3
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	77fb      	strb	r3, [r7, #31]
 8006fe4:	e118      	b.n	8007218 <UART_SetConfig+0x348>
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	77fb      	strb	r3, [r7, #31]
 8006fea:	e115      	b.n	8007218 <UART_SetConfig+0x348>
 8006fec:	2304      	movs	r3, #4
 8006fee:	77fb      	strb	r3, [r7, #31]
 8006ff0:	e112      	b.n	8007218 <UART_SetConfig+0x348>
 8006ff2:	2308      	movs	r3, #8
 8006ff4:	77fb      	strb	r3, [r7, #31]
 8006ff6:	e10f      	b.n	8007218 <UART_SetConfig+0x348>
 8006ff8:	2310      	movs	r3, #16
 8006ffa:	77fb      	strb	r3, [r7, #31]
 8006ffc:	e10c      	b.n	8007218 <UART_SetConfig+0x348>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a68      	ldr	r2, [pc, #416]	; (80071a4 <UART_SetConfig+0x2d4>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d120      	bne.n	800704a <UART_SetConfig+0x17a>
 8007008:	4b64      	ldr	r3, [pc, #400]	; (800719c <UART_SetConfig+0x2cc>)
 800700a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800700e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007012:	2b30      	cmp	r3, #48	; 0x30
 8007014:	d013      	beq.n	800703e <UART_SetConfig+0x16e>
 8007016:	2b30      	cmp	r3, #48	; 0x30
 8007018:	d814      	bhi.n	8007044 <UART_SetConfig+0x174>
 800701a:	2b20      	cmp	r3, #32
 800701c:	d009      	beq.n	8007032 <UART_SetConfig+0x162>
 800701e:	2b20      	cmp	r3, #32
 8007020:	d810      	bhi.n	8007044 <UART_SetConfig+0x174>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <UART_SetConfig+0x15c>
 8007026:	2b10      	cmp	r3, #16
 8007028:	d006      	beq.n	8007038 <UART_SetConfig+0x168>
 800702a:	e00b      	b.n	8007044 <UART_SetConfig+0x174>
 800702c:	2300      	movs	r3, #0
 800702e:	77fb      	strb	r3, [r7, #31]
 8007030:	e0f2      	b.n	8007218 <UART_SetConfig+0x348>
 8007032:	2302      	movs	r3, #2
 8007034:	77fb      	strb	r3, [r7, #31]
 8007036:	e0ef      	b.n	8007218 <UART_SetConfig+0x348>
 8007038:	2304      	movs	r3, #4
 800703a:	77fb      	strb	r3, [r7, #31]
 800703c:	e0ec      	b.n	8007218 <UART_SetConfig+0x348>
 800703e:	2308      	movs	r3, #8
 8007040:	77fb      	strb	r3, [r7, #31]
 8007042:	e0e9      	b.n	8007218 <UART_SetConfig+0x348>
 8007044:	2310      	movs	r3, #16
 8007046:	77fb      	strb	r3, [r7, #31]
 8007048:	e0e6      	b.n	8007218 <UART_SetConfig+0x348>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a56      	ldr	r2, [pc, #344]	; (80071a8 <UART_SetConfig+0x2d8>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d120      	bne.n	8007096 <UART_SetConfig+0x1c6>
 8007054:	4b51      	ldr	r3, [pc, #324]	; (800719c <UART_SetConfig+0x2cc>)
 8007056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800705a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800705e:	2bc0      	cmp	r3, #192	; 0xc0
 8007060:	d013      	beq.n	800708a <UART_SetConfig+0x1ba>
 8007062:	2bc0      	cmp	r3, #192	; 0xc0
 8007064:	d814      	bhi.n	8007090 <UART_SetConfig+0x1c0>
 8007066:	2b80      	cmp	r3, #128	; 0x80
 8007068:	d009      	beq.n	800707e <UART_SetConfig+0x1ae>
 800706a:	2b80      	cmp	r3, #128	; 0x80
 800706c:	d810      	bhi.n	8007090 <UART_SetConfig+0x1c0>
 800706e:	2b00      	cmp	r3, #0
 8007070:	d002      	beq.n	8007078 <UART_SetConfig+0x1a8>
 8007072:	2b40      	cmp	r3, #64	; 0x40
 8007074:	d006      	beq.n	8007084 <UART_SetConfig+0x1b4>
 8007076:	e00b      	b.n	8007090 <UART_SetConfig+0x1c0>
 8007078:	2300      	movs	r3, #0
 800707a:	77fb      	strb	r3, [r7, #31]
 800707c:	e0cc      	b.n	8007218 <UART_SetConfig+0x348>
 800707e:	2302      	movs	r3, #2
 8007080:	77fb      	strb	r3, [r7, #31]
 8007082:	e0c9      	b.n	8007218 <UART_SetConfig+0x348>
 8007084:	2304      	movs	r3, #4
 8007086:	77fb      	strb	r3, [r7, #31]
 8007088:	e0c6      	b.n	8007218 <UART_SetConfig+0x348>
 800708a:	2308      	movs	r3, #8
 800708c:	77fb      	strb	r3, [r7, #31]
 800708e:	e0c3      	b.n	8007218 <UART_SetConfig+0x348>
 8007090:	2310      	movs	r3, #16
 8007092:	77fb      	strb	r3, [r7, #31]
 8007094:	e0c0      	b.n	8007218 <UART_SetConfig+0x348>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a44      	ldr	r2, [pc, #272]	; (80071ac <UART_SetConfig+0x2dc>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d125      	bne.n	80070ec <UART_SetConfig+0x21c>
 80070a0:	4b3e      	ldr	r3, [pc, #248]	; (800719c <UART_SetConfig+0x2cc>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070ae:	d017      	beq.n	80070e0 <UART_SetConfig+0x210>
 80070b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070b4:	d817      	bhi.n	80070e6 <UART_SetConfig+0x216>
 80070b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ba:	d00b      	beq.n	80070d4 <UART_SetConfig+0x204>
 80070bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070c0:	d811      	bhi.n	80070e6 <UART_SetConfig+0x216>
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <UART_SetConfig+0x1fe>
 80070c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070ca:	d006      	beq.n	80070da <UART_SetConfig+0x20a>
 80070cc:	e00b      	b.n	80070e6 <UART_SetConfig+0x216>
 80070ce:	2300      	movs	r3, #0
 80070d0:	77fb      	strb	r3, [r7, #31]
 80070d2:	e0a1      	b.n	8007218 <UART_SetConfig+0x348>
 80070d4:	2302      	movs	r3, #2
 80070d6:	77fb      	strb	r3, [r7, #31]
 80070d8:	e09e      	b.n	8007218 <UART_SetConfig+0x348>
 80070da:	2304      	movs	r3, #4
 80070dc:	77fb      	strb	r3, [r7, #31]
 80070de:	e09b      	b.n	8007218 <UART_SetConfig+0x348>
 80070e0:	2308      	movs	r3, #8
 80070e2:	77fb      	strb	r3, [r7, #31]
 80070e4:	e098      	b.n	8007218 <UART_SetConfig+0x348>
 80070e6:	2310      	movs	r3, #16
 80070e8:	77fb      	strb	r3, [r7, #31]
 80070ea:	e095      	b.n	8007218 <UART_SetConfig+0x348>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a2f      	ldr	r2, [pc, #188]	; (80071b0 <UART_SetConfig+0x2e0>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d125      	bne.n	8007142 <UART_SetConfig+0x272>
 80070f6:	4b29      	ldr	r3, [pc, #164]	; (800719c <UART_SetConfig+0x2cc>)
 80070f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007100:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007104:	d017      	beq.n	8007136 <UART_SetConfig+0x266>
 8007106:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800710a:	d817      	bhi.n	800713c <UART_SetConfig+0x26c>
 800710c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007110:	d00b      	beq.n	800712a <UART_SetConfig+0x25a>
 8007112:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007116:	d811      	bhi.n	800713c <UART_SetConfig+0x26c>
 8007118:	2b00      	cmp	r3, #0
 800711a:	d003      	beq.n	8007124 <UART_SetConfig+0x254>
 800711c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007120:	d006      	beq.n	8007130 <UART_SetConfig+0x260>
 8007122:	e00b      	b.n	800713c <UART_SetConfig+0x26c>
 8007124:	2301      	movs	r3, #1
 8007126:	77fb      	strb	r3, [r7, #31]
 8007128:	e076      	b.n	8007218 <UART_SetConfig+0x348>
 800712a:	2302      	movs	r3, #2
 800712c:	77fb      	strb	r3, [r7, #31]
 800712e:	e073      	b.n	8007218 <UART_SetConfig+0x348>
 8007130:	2304      	movs	r3, #4
 8007132:	77fb      	strb	r3, [r7, #31]
 8007134:	e070      	b.n	8007218 <UART_SetConfig+0x348>
 8007136:	2308      	movs	r3, #8
 8007138:	77fb      	strb	r3, [r7, #31]
 800713a:	e06d      	b.n	8007218 <UART_SetConfig+0x348>
 800713c:	2310      	movs	r3, #16
 800713e:	77fb      	strb	r3, [r7, #31]
 8007140:	e06a      	b.n	8007218 <UART_SetConfig+0x348>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a1b      	ldr	r2, [pc, #108]	; (80071b4 <UART_SetConfig+0x2e4>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d138      	bne.n	80071be <UART_SetConfig+0x2ee>
 800714c:	4b13      	ldr	r3, [pc, #76]	; (800719c <UART_SetConfig+0x2cc>)
 800714e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007152:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007156:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800715a:	d017      	beq.n	800718c <UART_SetConfig+0x2bc>
 800715c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007160:	d82a      	bhi.n	80071b8 <UART_SetConfig+0x2e8>
 8007162:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007166:	d00b      	beq.n	8007180 <UART_SetConfig+0x2b0>
 8007168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800716c:	d824      	bhi.n	80071b8 <UART_SetConfig+0x2e8>
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <UART_SetConfig+0x2aa>
 8007172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007176:	d006      	beq.n	8007186 <UART_SetConfig+0x2b6>
 8007178:	e01e      	b.n	80071b8 <UART_SetConfig+0x2e8>
 800717a:	2300      	movs	r3, #0
 800717c:	77fb      	strb	r3, [r7, #31]
 800717e:	e04b      	b.n	8007218 <UART_SetConfig+0x348>
 8007180:	2302      	movs	r3, #2
 8007182:	77fb      	strb	r3, [r7, #31]
 8007184:	e048      	b.n	8007218 <UART_SetConfig+0x348>
 8007186:	2304      	movs	r3, #4
 8007188:	77fb      	strb	r3, [r7, #31]
 800718a:	e045      	b.n	8007218 <UART_SetConfig+0x348>
 800718c:	2308      	movs	r3, #8
 800718e:	77fb      	strb	r3, [r7, #31]
 8007190:	e042      	b.n	8007218 <UART_SetConfig+0x348>
 8007192:	bf00      	nop
 8007194:	efff69f3 	.word	0xefff69f3
 8007198:	40011000 	.word	0x40011000
 800719c:	40023800 	.word	0x40023800
 80071a0:	40004400 	.word	0x40004400
 80071a4:	40004800 	.word	0x40004800
 80071a8:	40004c00 	.word	0x40004c00
 80071ac:	40005000 	.word	0x40005000
 80071b0:	40011400 	.word	0x40011400
 80071b4:	40007800 	.word	0x40007800
 80071b8:	2310      	movs	r3, #16
 80071ba:	77fb      	strb	r3, [r7, #31]
 80071bc:	e02c      	b.n	8007218 <UART_SetConfig+0x348>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a72      	ldr	r2, [pc, #456]	; (800738c <UART_SetConfig+0x4bc>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d125      	bne.n	8007214 <UART_SetConfig+0x344>
 80071c8:	4b71      	ldr	r3, [pc, #452]	; (8007390 <UART_SetConfig+0x4c0>)
 80071ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80071d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80071d6:	d017      	beq.n	8007208 <UART_SetConfig+0x338>
 80071d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80071dc:	d817      	bhi.n	800720e <UART_SetConfig+0x33e>
 80071de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071e2:	d00b      	beq.n	80071fc <UART_SetConfig+0x32c>
 80071e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071e8:	d811      	bhi.n	800720e <UART_SetConfig+0x33e>
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <UART_SetConfig+0x326>
 80071ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071f2:	d006      	beq.n	8007202 <UART_SetConfig+0x332>
 80071f4:	e00b      	b.n	800720e <UART_SetConfig+0x33e>
 80071f6:	2300      	movs	r3, #0
 80071f8:	77fb      	strb	r3, [r7, #31]
 80071fa:	e00d      	b.n	8007218 <UART_SetConfig+0x348>
 80071fc:	2302      	movs	r3, #2
 80071fe:	77fb      	strb	r3, [r7, #31]
 8007200:	e00a      	b.n	8007218 <UART_SetConfig+0x348>
 8007202:	2304      	movs	r3, #4
 8007204:	77fb      	strb	r3, [r7, #31]
 8007206:	e007      	b.n	8007218 <UART_SetConfig+0x348>
 8007208:	2308      	movs	r3, #8
 800720a:	77fb      	strb	r3, [r7, #31]
 800720c:	e004      	b.n	8007218 <UART_SetConfig+0x348>
 800720e:	2310      	movs	r3, #16
 8007210:	77fb      	strb	r3, [r7, #31]
 8007212:	e001      	b.n	8007218 <UART_SetConfig+0x348>
 8007214:	2310      	movs	r3, #16
 8007216:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	69db      	ldr	r3, [r3, #28]
 800721c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007220:	d15b      	bne.n	80072da <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007222:	7ffb      	ldrb	r3, [r7, #31]
 8007224:	2b08      	cmp	r3, #8
 8007226:	d828      	bhi.n	800727a <UART_SetConfig+0x3aa>
 8007228:	a201      	add	r2, pc, #4	; (adr r2, 8007230 <UART_SetConfig+0x360>)
 800722a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800722e:	bf00      	nop
 8007230:	08007255 	.word	0x08007255
 8007234:	0800725d 	.word	0x0800725d
 8007238:	08007265 	.word	0x08007265
 800723c:	0800727b 	.word	0x0800727b
 8007240:	0800726b 	.word	0x0800726b
 8007244:	0800727b 	.word	0x0800727b
 8007248:	0800727b 	.word	0x0800727b
 800724c:	0800727b 	.word	0x0800727b
 8007250:	08007273 	.word	0x08007273
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007254:	f7fe f854 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8007258:	61b8      	str	r0, [r7, #24]
        break;
 800725a:	e013      	b.n	8007284 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800725c:	f7fe f864 	bl	8005328 <HAL_RCC_GetPCLK2Freq>
 8007260:	61b8      	str	r0, [r7, #24]
        break;
 8007262:	e00f      	b.n	8007284 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007264:	4b4b      	ldr	r3, [pc, #300]	; (8007394 <UART_SetConfig+0x4c4>)
 8007266:	61bb      	str	r3, [r7, #24]
        break;
 8007268:	e00c      	b.n	8007284 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800726a:	f7fd ff37 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 800726e:	61b8      	str	r0, [r7, #24]
        break;
 8007270:	e008      	b.n	8007284 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007276:	61bb      	str	r3, [r7, #24]
        break;
 8007278:	e004      	b.n	8007284 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800727a:	2300      	movs	r3, #0
 800727c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	77bb      	strb	r3, [r7, #30]
        break;
 8007282:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d074      	beq.n	8007374 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	005a      	lsls	r2, r3, #1
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	085b      	lsrs	r3, r3, #1
 8007294:	441a      	add	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	fbb2 f3f3 	udiv	r3, r2, r3
 800729e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	2b0f      	cmp	r3, #15
 80072a4:	d916      	bls.n	80072d4 <UART_SetConfig+0x404>
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072ac:	d212      	bcs.n	80072d4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	f023 030f 	bic.w	r3, r3, #15
 80072b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	085b      	lsrs	r3, r3, #1
 80072bc:	b29b      	uxth	r3, r3
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	89fb      	ldrh	r3, [r7, #14]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	89fa      	ldrh	r2, [r7, #14]
 80072d0:	60da      	str	r2, [r3, #12]
 80072d2:	e04f      	b.n	8007374 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	77bb      	strb	r3, [r7, #30]
 80072d8:	e04c      	b.n	8007374 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80072da:	7ffb      	ldrb	r3, [r7, #31]
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d828      	bhi.n	8007332 <UART_SetConfig+0x462>
 80072e0:	a201      	add	r2, pc, #4	; (adr r2, 80072e8 <UART_SetConfig+0x418>)
 80072e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e6:	bf00      	nop
 80072e8:	0800730d 	.word	0x0800730d
 80072ec:	08007315 	.word	0x08007315
 80072f0:	0800731d 	.word	0x0800731d
 80072f4:	08007333 	.word	0x08007333
 80072f8:	08007323 	.word	0x08007323
 80072fc:	08007333 	.word	0x08007333
 8007300:	08007333 	.word	0x08007333
 8007304:	08007333 	.word	0x08007333
 8007308:	0800732b 	.word	0x0800732b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800730c:	f7fd fff8 	bl	8005300 <HAL_RCC_GetPCLK1Freq>
 8007310:	61b8      	str	r0, [r7, #24]
        break;
 8007312:	e013      	b.n	800733c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007314:	f7fe f808 	bl	8005328 <HAL_RCC_GetPCLK2Freq>
 8007318:	61b8      	str	r0, [r7, #24]
        break;
 800731a:	e00f      	b.n	800733c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800731c:	4b1d      	ldr	r3, [pc, #116]	; (8007394 <UART_SetConfig+0x4c4>)
 800731e:	61bb      	str	r3, [r7, #24]
        break;
 8007320:	e00c      	b.n	800733c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007322:	f7fd fedb 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 8007326:	61b8      	str	r0, [r7, #24]
        break;
 8007328:	e008      	b.n	800733c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800732a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800732e:	61bb      	str	r3, [r7, #24]
        break;
 8007330:	e004      	b.n	800733c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	77bb      	strb	r3, [r7, #30]
        break;
 800733a:	bf00      	nop
    }

    if (pclk != 0U)
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d018      	beq.n	8007374 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	085a      	lsrs	r2, r3, #1
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	441a      	add	r2, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	fbb2 f3f3 	udiv	r3, r2, r3
 8007354:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	2b0f      	cmp	r3, #15
 800735a:	d909      	bls.n	8007370 <UART_SetConfig+0x4a0>
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007362:	d205      	bcs.n	8007370 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	b29a      	uxth	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	60da      	str	r2, [r3, #12]
 800736e:	e001      	b.n	8007374 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007380:	7fbb      	ldrb	r3, [r7, #30]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3720      	adds	r7, #32
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	40007c00 	.word	0x40007c00
 8007390:	40023800 	.word	0x40023800
 8007394:	00f42400 	.word	0x00f42400

08007398 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a4:	f003 0301 	and.w	r3, r3, #1
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	f003 0302 	and.w	r3, r3, #2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	f003 0304 	and.w	r3, r3, #4
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00a      	beq.n	8007406 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740a:	f003 0308 	and.w	r3, r3, #8
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00a      	beq.n	8007428 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	430a      	orrs	r2, r1
 8007426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742c:	f003 0310 	and.w	r3, r3, #16
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00a      	beq.n	800744a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	430a      	orrs	r2, r1
 8007448:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744e:	f003 0320 	and.w	r3, r3, #32
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00a      	beq.n	800746c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007474:	2b00      	cmp	r3, #0
 8007476:	d01a      	beq.n	80074ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007492:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007496:	d10a      	bne.n	80074ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	605a      	str	r2, [r3, #4]
  }
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074ec:	f7fb f92c 	bl	8002748 <HAL_GetTick>
 80074f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0308 	and.w	r3, r3, #8
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d10e      	bne.n	800751e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007500:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f831 	bl	8007576 <UART_WaitOnFlagUntilTimeout>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e027      	b.n	800756e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b04      	cmp	r3, #4
 800752a:	d10e      	bne.n	800754a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800752c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f81b 	bl	8007576 <UART_WaitOnFlagUntilTimeout>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e011      	b.n	800756e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2220      	movs	r2, #32
 800754e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2220      	movs	r2, #32
 8007554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b09c      	sub	sp, #112	; 0x70
 800757a:	af00      	add	r7, sp, #0
 800757c:	60f8      	str	r0, [r7, #12]
 800757e:	60b9      	str	r1, [r7, #8]
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	4613      	mov	r3, r2
 8007584:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007586:	e0a7      	b.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758e:	f000 80a3 	beq.w	80076d8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007592:	f7fb f8d9 	bl	8002748 <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800759e:	429a      	cmp	r2, r3
 80075a0:	d302      	bcc.n	80075a8 <UART_WaitOnFlagUntilTimeout+0x32>
 80075a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d13f      	bne.n	8007628 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075b0:	e853 3f00 	ldrex	r3, [r3]
 80075b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80075b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80075bc:	667b      	str	r3, [r7, #100]	; 0x64
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	461a      	mov	r2, r3
 80075c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075c8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80075d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e6      	bne.n	80075a8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3308      	adds	r3, #8
 80075e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80075ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ec:	f023 0301 	bic.w	r3, r3, #1
 80075f0:	663b      	str	r3, [r7, #96]	; 0x60
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80075fa:	64ba      	str	r2, [r7, #72]	; 0x48
 80075fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007600:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007602:	e841 2300 	strex	r3, r2, [r1]
 8007606:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1e5      	bne.n	80075da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2220      	movs	r2, #32
 8007612:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007624:	2303      	movs	r3, #3
 8007626:	e068      	b.n	80076fa <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 0304 	and.w	r3, r3, #4
 8007632:	2b00      	cmp	r3, #0
 8007634:	d050      	beq.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69db      	ldr	r3, [r3, #28]
 800763c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007640:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007644:	d148      	bne.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800764e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	e853 3f00 	ldrex	r3, [r3]
 800765c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007664:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800766e:	637b      	str	r3, [r7, #52]	; 0x34
 8007670:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007672:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007674:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007676:	e841 2300 	strex	r3, r2, [r1]
 800767a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800767c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1e6      	bne.n	8007650 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3308      	adds	r3, #8
 8007688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	e853 3f00 	ldrex	r3, [r3]
 8007690:	613b      	str	r3, [r7, #16]
   return(result);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	f023 0301 	bic.w	r3, r3, #1
 8007698:	66bb      	str	r3, [r7, #104]	; 0x68
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3308      	adds	r3, #8
 80076a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80076a2:	623a      	str	r2, [r7, #32]
 80076a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a6:	69f9      	ldr	r1, [r7, #28]
 80076a8:	6a3a      	ldr	r2, [r7, #32]
 80076aa:	e841 2300 	strex	r3, r2, [r1]
 80076ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1e5      	bne.n	8007682 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2220      	movs	r2, #32
 80076ba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2220      	movs	r2, #32
 80076c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e010      	b.n	80076fa <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	69da      	ldr	r2, [r3, #28]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	4013      	ands	r3, r2
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	bf0c      	ite	eq
 80076e8:	2301      	moveq	r3, #1
 80076ea:	2300      	movne	r3, #0
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	461a      	mov	r2, r3
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	f43f af48 	beq.w	8007588 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3770      	adds	r7, #112	; 0x70
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
	...

08007704 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007704:	b084      	sub	sp, #16
 8007706:	b580      	push	{r7, lr}
 8007708:	b084      	sub	sp, #16
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	f107 001c 	add.w	r0, r7, #28
 8007712:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007718:	2b01      	cmp	r3, #1
 800771a:	d120      	bne.n	800775e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007720:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	68da      	ldr	r2, [r3, #12]
 800772c:	4b20      	ldr	r3, [pc, #128]	; (80077b0 <USB_CoreInit+0xac>)
 800772e:	4013      	ands	r3, r2
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007742:	2b01      	cmp	r3, #1
 8007744:	d105      	bne.n	8007752 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f001 fbee 	bl	8008f34 <USB_CoreReset>
 8007758:	4603      	mov	r3, r0
 800775a:	73fb      	strb	r3, [r7, #15]
 800775c:	e010      	b.n	8007780 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f001 fbe2 	bl	8008f34 <USB_CoreReset>
 8007770:	4603      	mov	r3, r0
 8007772:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007778:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007782:	2b01      	cmp	r3, #1
 8007784:	d10b      	bne.n	800779e <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f043 0206 	orr.w	r2, r3, #6
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	f043 0220 	orr.w	r2, r3, #32
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800779e:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077aa:	b004      	add	sp, #16
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	ffbdffbf 	.word	0xffbdffbf

080077b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	4613      	mov	r3, r2
 80077c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80077c2:	79fb      	ldrb	r3, [r7, #7]
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d165      	bne.n	8007894 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	4a41      	ldr	r2, [pc, #260]	; (80078d0 <USB_SetTurnaroundTime+0x11c>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d906      	bls.n	80077de <USB_SetTurnaroundTime+0x2a>
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	4a40      	ldr	r2, [pc, #256]	; (80078d4 <USB_SetTurnaroundTime+0x120>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d202      	bcs.n	80077de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80077d8:	230f      	movs	r3, #15
 80077da:	617b      	str	r3, [r7, #20]
 80077dc:	e062      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	4a3c      	ldr	r2, [pc, #240]	; (80078d4 <USB_SetTurnaroundTime+0x120>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d306      	bcc.n	80077f4 <USB_SetTurnaroundTime+0x40>
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	4a3b      	ldr	r2, [pc, #236]	; (80078d8 <USB_SetTurnaroundTime+0x124>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d202      	bcs.n	80077f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80077ee:	230e      	movs	r3, #14
 80077f0:	617b      	str	r3, [r7, #20]
 80077f2:	e057      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	4a38      	ldr	r2, [pc, #224]	; (80078d8 <USB_SetTurnaroundTime+0x124>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d306      	bcc.n	800780a <USB_SetTurnaroundTime+0x56>
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	4a37      	ldr	r2, [pc, #220]	; (80078dc <USB_SetTurnaroundTime+0x128>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d202      	bcs.n	800780a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007804:	230d      	movs	r3, #13
 8007806:	617b      	str	r3, [r7, #20]
 8007808:	e04c      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	4a33      	ldr	r2, [pc, #204]	; (80078dc <USB_SetTurnaroundTime+0x128>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d306      	bcc.n	8007820 <USB_SetTurnaroundTime+0x6c>
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	4a32      	ldr	r2, [pc, #200]	; (80078e0 <USB_SetTurnaroundTime+0x12c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d802      	bhi.n	8007820 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800781a:	230c      	movs	r3, #12
 800781c:	617b      	str	r3, [r7, #20]
 800781e:	e041      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	4a2f      	ldr	r2, [pc, #188]	; (80078e0 <USB_SetTurnaroundTime+0x12c>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d906      	bls.n	8007836 <USB_SetTurnaroundTime+0x82>
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	4a2e      	ldr	r2, [pc, #184]	; (80078e4 <USB_SetTurnaroundTime+0x130>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d802      	bhi.n	8007836 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007830:	230b      	movs	r3, #11
 8007832:	617b      	str	r3, [r7, #20]
 8007834:	e036      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	4a2a      	ldr	r2, [pc, #168]	; (80078e4 <USB_SetTurnaroundTime+0x130>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d906      	bls.n	800784c <USB_SetTurnaroundTime+0x98>
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	4a29      	ldr	r2, [pc, #164]	; (80078e8 <USB_SetTurnaroundTime+0x134>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d802      	bhi.n	800784c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007846:	230a      	movs	r3, #10
 8007848:	617b      	str	r3, [r7, #20]
 800784a:	e02b      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4a26      	ldr	r2, [pc, #152]	; (80078e8 <USB_SetTurnaroundTime+0x134>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d906      	bls.n	8007862 <USB_SetTurnaroundTime+0xae>
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	4a25      	ldr	r2, [pc, #148]	; (80078ec <USB_SetTurnaroundTime+0x138>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d202      	bcs.n	8007862 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800785c:	2309      	movs	r3, #9
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	e020      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	4a21      	ldr	r2, [pc, #132]	; (80078ec <USB_SetTurnaroundTime+0x138>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d306      	bcc.n	8007878 <USB_SetTurnaroundTime+0xc4>
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	4a20      	ldr	r2, [pc, #128]	; (80078f0 <USB_SetTurnaroundTime+0x13c>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d802      	bhi.n	8007878 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007872:	2308      	movs	r3, #8
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	e015      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	4a1d      	ldr	r2, [pc, #116]	; (80078f0 <USB_SetTurnaroundTime+0x13c>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d906      	bls.n	800788e <USB_SetTurnaroundTime+0xda>
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	4a1c      	ldr	r2, [pc, #112]	; (80078f4 <USB_SetTurnaroundTime+0x140>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d202      	bcs.n	800788e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007888:	2307      	movs	r3, #7
 800788a:	617b      	str	r3, [r7, #20]
 800788c:	e00a      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800788e:	2306      	movs	r3, #6
 8007890:	617b      	str	r3, [r7, #20]
 8007892:	e007      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007894:	79fb      	ldrb	r3, [r7, #7]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d102      	bne.n	80078a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800789a:	2309      	movs	r3, #9
 800789c:	617b      	str	r3, [r7, #20]
 800789e:	e001      	b.n	80078a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80078a0:	2309      	movs	r3, #9
 80078a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	029b      	lsls	r3, r3, #10
 80078b8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80078bc:	431a      	orrs	r2, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	371c      	adds	r7, #28
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr
 80078d0:	00d8acbf 	.word	0x00d8acbf
 80078d4:	00e4e1c0 	.word	0x00e4e1c0
 80078d8:	00f42400 	.word	0x00f42400
 80078dc:	01067380 	.word	0x01067380
 80078e0:	011a499f 	.word	0x011a499f
 80078e4:	01312cff 	.word	0x01312cff
 80078e8:	014ca43f 	.word	0x014ca43f
 80078ec:	016e3600 	.word	0x016e3600
 80078f0:	01a6ab1f 	.word	0x01a6ab1f
 80078f4:	01e84800 	.word	0x01e84800

080078f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f043 0201 	orr.w	r2, r3, #1
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800790c:	2300      	movs	r3, #0
}
 800790e:	4618      	mov	r0, r3
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800791a:	b480      	push	{r7}
 800791c:	b083      	sub	sp, #12
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f023 0201 	bic.w	r2, r3, #1
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	460b      	mov	r3, r1
 8007946:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007948:	2300      	movs	r3, #0
 800794a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007958:	78fb      	ldrb	r3, [r7, #3]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d115      	bne.n	800798a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800796a:	2001      	movs	r0, #1
 800796c:	f7fa fef8 	bl	8002760 <HAL_Delay>
      ms++;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	3301      	adds	r3, #1
 8007974:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f001 fa4b 	bl	8008e12 <USB_GetMode>
 800797c:	4603      	mov	r3, r0
 800797e:	2b01      	cmp	r3, #1
 8007980:	d01e      	beq.n	80079c0 <USB_SetCurrentMode+0x84>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2b31      	cmp	r3, #49	; 0x31
 8007986:	d9f0      	bls.n	800796a <USB_SetCurrentMode+0x2e>
 8007988:	e01a      	b.n	80079c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800798a:	78fb      	ldrb	r3, [r7, #3]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d115      	bne.n	80079bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800799c:	2001      	movs	r0, #1
 800799e:	f7fa fedf 	bl	8002760 <HAL_Delay>
      ms++;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	3301      	adds	r3, #1
 80079a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f001 fa32 	bl	8008e12 <USB_GetMode>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d005      	beq.n	80079c0 <USB_SetCurrentMode+0x84>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b31      	cmp	r3, #49	; 0x31
 80079b8:	d9f0      	bls.n	800799c <USB_SetCurrentMode+0x60>
 80079ba:	e001      	b.n	80079c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	e005      	b.n	80079cc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2b32      	cmp	r3, #50	; 0x32
 80079c4:	d101      	bne.n	80079ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e000      	b.n	80079cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3710      	adds	r7, #16
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80079d4:	b084      	sub	sp, #16
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b086      	sub	sp, #24
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
 80079de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80079e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80079ee:	2300      	movs	r3, #0
 80079f0:	613b      	str	r3, [r7, #16]
 80079f2:	e009      	b.n	8007a08 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	3340      	adds	r3, #64	; 0x40
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	4413      	add	r3, r2
 80079fe:	2200      	movs	r2, #0
 8007a00:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	3301      	adds	r3, #1
 8007a06:	613b      	str	r3, [r7, #16]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	2b0e      	cmp	r3, #14
 8007a0c:	d9f2      	bls.n	80079f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007a0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d11c      	bne.n	8007a4e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a22:	f043 0302 	orr.w	r3, r3, #2
 8007a26:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	601a      	str	r2, [r3, #0]
 8007a4c:	e005      	b.n	8007a5a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a52:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a60:	461a      	mov	r2, r3
 8007a62:	2300      	movs	r3, #0
 8007a64:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a74:	461a      	mov	r2, r3
 8007a76:	680b      	ldr	r3, [r1, #0]
 8007a78:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d10c      	bne.n	8007a9a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d104      	bne.n	8007a90 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007a86:	2100      	movs	r1, #0
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f965 	bl	8007d58 <USB_SetDevSpeed>
 8007a8e:	e008      	b.n	8007aa2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007a90:	2101      	movs	r1, #1
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 f960 	bl	8007d58 <USB_SetDevSpeed>
 8007a98:	e003      	b.n	8007aa2 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007a9a:	2103      	movs	r1, #3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f95b 	bl	8007d58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007aa2:	2110      	movs	r1, #16
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f8f3 	bl	8007c90 <USB_FlushTxFifo>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d001      	beq.n	8007ab4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 f91f 	bl	8007cf8 <USB_FlushRxFifo>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d001      	beq.n	8007ac4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aca:	461a      	mov	r2, r3
 8007acc:	2300      	movs	r3, #0
 8007ace:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	2300      	movs	r3, #0
 8007ada:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ae8:	2300      	movs	r3, #0
 8007aea:	613b      	str	r3, [r7, #16]
 8007aec:	e043      	b.n	8007b76 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b04:	d118      	bne.n	8007b38 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10a      	bne.n	8007b22 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b18:	461a      	mov	r2, r3
 8007b1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	e013      	b.n	8007b4a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	015a      	lsls	r2, r3, #5
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4413      	add	r3, r2
 8007b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e008      	b.n	8007b4a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	015a      	lsls	r2, r3, #5
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4413      	add	r3, r2
 8007b40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b44:	461a      	mov	r2, r3
 8007b46:	2300      	movs	r3, #0
 8007b48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	015a      	lsls	r2, r3, #5
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b56:	461a      	mov	r2, r3
 8007b58:	2300      	movs	r3, #0
 8007b5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	015a      	lsls	r2, r3, #5
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	4413      	add	r3, r2
 8007b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b68:	461a      	mov	r2, r3
 8007b6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	3301      	adds	r3, #1
 8007b74:	613b      	str	r3, [r7, #16]
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d3b7      	bcc.n	8007aee <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b7e:	2300      	movs	r3, #0
 8007b80:	613b      	str	r3, [r7, #16]
 8007b82:	e043      	b.n	8007c0c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	015a      	lsls	r2, r3, #5
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	4413      	add	r3, r2
 8007b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b9a:	d118      	bne.n	8007bce <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d10a      	bne.n	8007bb8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bae:	461a      	mov	r2, r3
 8007bb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007bb4:	6013      	str	r3, [r2, #0]
 8007bb6:	e013      	b.n	8007be0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007bca:	6013      	str	r3, [r2, #0]
 8007bcc:	e008      	b.n	8007be0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	015a      	lsls	r2, r3, #5
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	4413      	add	r3, r2
 8007bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bda:	461a      	mov	r2, r3
 8007bdc:	2300      	movs	r3, #0
 8007bde:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bec:	461a      	mov	r2, r3
 8007bee:	2300      	movs	r3, #0
 8007bf0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bfe:	461a      	mov	r2, r3
 8007c00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007c04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	3301      	adds	r3, #1
 8007c0a:	613b      	str	r3, [r7, #16]
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d3b7      	bcc.n	8007b84 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c1a:	691b      	ldr	r3, [r3, #16]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007c34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d105      	bne.n	8007c48 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	f043 0210 	orr.w	r2, r3, #16
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	699a      	ldr	r2, [r3, #24]
 8007c4c:	4b0e      	ldr	r3, [pc, #56]	; (8007c88 <USB_DevInit+0x2b4>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d005      	beq.n	8007c66 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	f043 0208 	orr.w	r2, r3, #8
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007c66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d105      	bne.n	8007c78 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699a      	ldr	r2, [r3, #24]
 8007c70:	4b06      	ldr	r3, [pc, #24]	; (8007c8c <USB_DevInit+0x2b8>)
 8007c72:	4313      	orrs	r3, r2
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3718      	adds	r7, #24
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c84:	b004      	add	sp, #16
 8007c86:	4770      	bx	lr
 8007c88:	803c3800 	.word	0x803c3800
 8007c8c:	40000004 	.word	0x40000004

08007c90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	4a13      	ldr	r2, [pc, #76]	; (8007cf4 <USB_FlushTxFifo+0x64>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d901      	bls.n	8007cb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e01b      	b.n	8007ce8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	daf2      	bge.n	8007c9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	019b      	lsls	r3, r3, #6
 8007cc0:	f043 0220 	orr.w	r2, r3, #32
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	4a08      	ldr	r2, [pc, #32]	; (8007cf4 <USB_FlushTxFifo+0x64>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d901      	bls.n	8007cda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007cd6:	2303      	movs	r3, #3
 8007cd8:	e006      	b.n	8007ce8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	f003 0320 	and.w	r3, r3, #32
 8007ce2:	2b20      	cmp	r3, #32
 8007ce4:	d0f0      	beq.n	8007cc8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3714      	adds	r7, #20
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	00030d40 	.word	0x00030d40

08007cf8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	3301      	adds	r3, #1
 8007d08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	4a11      	ldr	r2, [pc, #68]	; (8007d54 <USB_FlushRxFifo+0x5c>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d901      	bls.n	8007d16 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e018      	b.n	8007d48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	daf2      	bge.n	8007d04 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2210      	movs	r2, #16
 8007d26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	3301      	adds	r3, #1
 8007d2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	4a08      	ldr	r2, [pc, #32]	; (8007d54 <USB_FlushRxFifo+0x5c>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d901      	bls.n	8007d3a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e006      	b.n	8007d48 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	f003 0310 	and.w	r3, r3, #16
 8007d42:	2b10      	cmp	r3, #16
 8007d44:	d0f0      	beq.n	8007d28 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr
 8007d54:	00030d40 	.word	0x00030d40

08007d58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	460b      	mov	r3, r1
 8007d62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	78fb      	ldrb	r3, [r7, #3]
 8007d72:	68f9      	ldr	r1, [r7, #12]
 8007d74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b087      	sub	sp, #28
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f003 0306 	and.w	r3, r3, #6
 8007da2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d102      	bne.n	8007db0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007daa:	2300      	movs	r3, #0
 8007dac:	75fb      	strb	r3, [r7, #23]
 8007dae:	e00a      	b.n	8007dc6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d002      	beq.n	8007dbc <USB_GetDevSpeed+0x32>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b06      	cmp	r3, #6
 8007dba:	d102      	bne.n	8007dc2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	75fb      	strb	r3, [r7, #23]
 8007dc0:	e001      	b.n	8007dc6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007dc2:	230f      	movs	r3, #15
 8007dc4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	785b      	ldrb	r3, [r3, #1]
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d139      	bne.n	8007e64 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	f003 030f 	and.w	r3, r3, #15
 8007e00:	2101      	movs	r1, #1
 8007e02:	fa01 f303 	lsl.w	r3, r1, r3
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	68f9      	ldr	r1, [r7, #12]
 8007e0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	015a      	lsls	r2, r3, #5
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	4413      	add	r3, r2
 8007e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d153      	bne.n	8007ed0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	015a      	lsls	r2, r3, #5
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4413      	add	r3, r2
 8007e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	791b      	ldrb	r3, [r3, #4]
 8007e42:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007e44:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	059b      	lsls	r3, r3, #22
 8007e4a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007e4c:	431a      	orrs	r2, r3
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	0159      	lsls	r1, r3, #5
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	440b      	add	r3, r1
 8007e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4b20      	ldr	r3, [pc, #128]	; (8007ee0 <USB_ActivateEndpoint+0x10c>)
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	600b      	str	r3, [r1, #0]
 8007e62:	e035      	b.n	8007ed0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e6a:	69da      	ldr	r2, [r3, #28]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	f003 030f 	and.w	r3, r3, #15
 8007e74:	2101      	movs	r1, #1
 8007e76:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	68f9      	ldr	r1, [r7, #12]
 8007e7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e82:	4313      	orrs	r3, r2
 8007e84:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	015a      	lsls	r2, r3, #5
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d119      	bne.n	8007ed0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	791b      	ldrb	r3, [r3, #4]
 8007eb6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	0159      	lsls	r1, r3, #5
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	440b      	add	r3, r1
 8007ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4b05      	ldr	r3, [pc, #20]	; (8007ee0 <USB_ActivateEndpoint+0x10c>)
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	10008000 	.word	0x10008000

08007ee4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	785b      	ldrb	r3, [r3, #1]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d161      	bne.n	8007fc4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f16:	d11f      	bne.n	8007f58 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	015a      	lsls	r2, r3, #5
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4413      	add	r3, r2
 8007f20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	0151      	lsls	r1, r2, #5
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	440a      	add	r2, r1
 8007f2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f36:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	015a      	lsls	r2, r3, #5
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	4413      	add	r3, r2
 8007f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	0151      	lsls	r1, r2, #5
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	440a      	add	r2, r1
 8007f4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	f003 030f 	and.w	r3, r3, #15
 8007f68:	2101      	movs	r1, #1
 8007f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	43db      	mvns	r3, r3
 8007f72:	68f9      	ldr	r1, [r7, #12]
 8007f74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f78:	4013      	ands	r3, r2
 8007f7a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f82:	69da      	ldr	r2, [r3, #28]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	f003 030f 	and.w	r3, r3, #15
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	43db      	mvns	r3, r3
 8007f96:	68f9      	ldr	r1, [r7, #12]
 8007f98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f9c:	4013      	ands	r3, r2
 8007f9e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	015a      	lsls	r2, r3, #5
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	0159      	lsls	r1, r3, #5
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	440b      	add	r3, r1
 8007fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fba:	4619      	mov	r1, r3
 8007fbc:	4b35      	ldr	r3, [pc, #212]	; (8008094 <USB_DeactivateEndpoint+0x1b0>)
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	600b      	str	r3, [r1, #0]
 8007fc2:	e060      	b.n	8008086 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fda:	d11f      	bne.n	800801c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	015a      	lsls	r2, r3, #5
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	0151      	lsls	r1, r2, #5
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	440a      	add	r2, r1
 8007ff2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ff6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007ffa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	015a      	lsls	r2, r3, #5
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	4413      	add	r3, r2
 8008004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	0151      	lsls	r1, r2, #5
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	440a      	add	r2, r1
 8008012:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008016:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800801a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008022:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	f003 030f 	and.w	r3, r3, #15
 800802c:	2101      	movs	r1, #1
 800802e:	fa01 f303 	lsl.w	r3, r1, r3
 8008032:	041b      	lsls	r3, r3, #16
 8008034:	43db      	mvns	r3, r3
 8008036:	68f9      	ldr	r1, [r7, #12]
 8008038:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800803c:	4013      	ands	r3, r2
 800803e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008046:	69da      	ldr	r2, [r3, #28]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	f003 030f 	and.w	r3, r3, #15
 8008050:	2101      	movs	r1, #1
 8008052:	fa01 f303 	lsl.w	r3, r1, r3
 8008056:	041b      	lsls	r3, r3, #16
 8008058:	43db      	mvns	r3, r3
 800805a:	68f9      	ldr	r1, [r7, #12]
 800805c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008060:	4013      	ands	r3, r2
 8008062:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	0159      	lsls	r1, r3, #5
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	440b      	add	r3, r1
 800807a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800807e:	4619      	mov	r1, r3
 8008080:	4b05      	ldr	r3, [pc, #20]	; (8008098 <USB_DeactivateEndpoint+0x1b4>)
 8008082:	4013      	ands	r3, r2
 8008084:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	ec337800 	.word	0xec337800
 8008098:	eff37800 	.word	0xeff37800

0800809c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b08a      	sub	sp, #40	; 0x28
 80080a0:	af02      	add	r7, sp, #8
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	4613      	mov	r3, r2
 80080a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	785b      	ldrb	r3, [r3, #1]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	f040 8163 	bne.w	8008384 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d132      	bne.n	800812c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080d2:	691a      	ldr	r2, [r3, #16]
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	0159      	lsls	r1, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	440b      	add	r3, r1
 80080dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e0:	4619      	mov	r1, r3
 80080e2:	4ba5      	ldr	r3, [pc, #660]	; (8008378 <USB_EPStartXfer+0x2dc>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	015a      	lsls	r2, r3, #5
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	4413      	add	r3, r2
 80080f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	0151      	lsls	r1, r2, #5
 80080fa:	69fa      	ldr	r2, [r7, #28]
 80080fc:	440a      	add	r2, r1
 80080fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008102:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008106:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	015a      	lsls	r2, r3, #5
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	4413      	add	r3, r2
 8008110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008114:	691a      	ldr	r2, [r3, #16]
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	0159      	lsls	r1, r3, #5
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	440b      	add	r3, r1
 800811e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008122:	4619      	mov	r1, r3
 8008124:	4b95      	ldr	r3, [pc, #596]	; (800837c <USB_EPStartXfer+0x2e0>)
 8008126:	4013      	ands	r3, r2
 8008128:	610b      	str	r3, [r1, #16]
 800812a:	e074      	b.n	8008216 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008138:	691a      	ldr	r2, [r3, #16]
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	0159      	lsls	r1, r3, #5
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	440b      	add	r3, r1
 8008142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008146:	4619      	mov	r1, r3
 8008148:	4b8c      	ldr	r3, [pc, #560]	; (800837c <USB_EPStartXfer+0x2e0>)
 800814a:	4013      	ands	r3, r2
 800814c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815a:	691a      	ldr	r2, [r3, #16]
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	0159      	lsls	r1, r3, #5
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	440b      	add	r3, r1
 8008164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008168:	4619      	mov	r1, r3
 800816a:	4b83      	ldr	r3, [pc, #524]	; (8008378 <USB_EPStartXfer+0x2dc>)
 800816c:	4013      	ands	r3, r2
 800816e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	015a      	lsls	r2, r3, #5
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	4413      	add	r3, r2
 8008178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800817c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	6999      	ldr	r1, [r3, #24]
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	440b      	add	r3, r1
 8008188:	1e59      	subs	r1, r3, #1
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008192:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008194:	4b7a      	ldr	r3, [pc, #488]	; (8008380 <USB_EPStartXfer+0x2e4>)
 8008196:	400b      	ands	r3, r1
 8008198:	69b9      	ldr	r1, [r7, #24]
 800819a:	0148      	lsls	r0, r1, #5
 800819c:	69f9      	ldr	r1, [r7, #28]
 800819e:	4401      	add	r1, r0
 80081a0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80081a4:	4313      	orrs	r3, r2
 80081a6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081b4:	691a      	ldr	r2, [r3, #16]
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	699b      	ldr	r3, [r3, #24]
 80081ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081be:	69b9      	ldr	r1, [r7, #24]
 80081c0:	0148      	lsls	r0, r1, #5
 80081c2:	69f9      	ldr	r1, [r7, #28]
 80081c4:	4401      	add	r1, r0
 80081c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80081ca:	4313      	orrs	r3, r2
 80081cc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	791b      	ldrb	r3, [r3, #4]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d11f      	bne.n	8008216 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	015a      	lsls	r2, r3, #5
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	4413      	add	r3, r2
 80081de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	69ba      	ldr	r2, [r7, #24]
 80081e6:	0151      	lsls	r1, r2, #5
 80081e8:	69fa      	ldr	r2, [r7, #28]
 80081ea:	440a      	add	r2, r1
 80081ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081f0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80081f4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	015a      	lsls	r2, r3, #5
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	69ba      	ldr	r2, [r7, #24]
 8008206:	0151      	lsls	r1, r2, #5
 8008208:	69fa      	ldr	r2, [r7, #28]
 800820a:	440a      	add	r2, r1
 800820c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008210:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008214:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008216:	79fb      	ldrb	r3, [r7, #7]
 8008218:	2b01      	cmp	r3, #1
 800821a:	d14b      	bne.n	80082b4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d009      	beq.n	8008238 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	015a      	lsls	r2, r3, #5
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	4413      	add	r3, r2
 800822c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008230:	461a      	mov	r2, r3
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	791b      	ldrb	r3, [r3, #4]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d128      	bne.n	8008292 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800824c:	2b00      	cmp	r3, #0
 800824e:	d110      	bne.n	8008272 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	015a      	lsls	r2, r3, #5
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	4413      	add	r3, r2
 8008258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	69ba      	ldr	r2, [r7, #24]
 8008260:	0151      	lsls	r1, r2, #5
 8008262:	69fa      	ldr	r2, [r7, #28]
 8008264:	440a      	add	r2, r1
 8008266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800826a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800826e:	6013      	str	r3, [r2, #0]
 8008270:	e00f      	b.n	8008292 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008272:	69bb      	ldr	r3, [r7, #24]
 8008274:	015a      	lsls	r2, r3, #5
 8008276:	69fb      	ldr	r3, [r7, #28]
 8008278:	4413      	add	r3, r2
 800827a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	0151      	lsls	r1, r2, #5
 8008284:	69fa      	ldr	r2, [r7, #28]
 8008286:	440a      	add	r2, r1
 8008288:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800828c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008290:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	4413      	add	r3, r2
 800829a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	69ba      	ldr	r2, [r7, #24]
 80082a2:	0151      	lsls	r1, r2, #5
 80082a4:	69fa      	ldr	r2, [r7, #28]
 80082a6:	440a      	add	r2, r1
 80082a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80082b0:	6013      	str	r3, [r2, #0]
 80082b2:	e137      	b.n	8008524 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	69fb      	ldr	r3, [r7, #28]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	69ba      	ldr	r2, [r7, #24]
 80082c4:	0151      	lsls	r1, r2, #5
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	440a      	add	r2, r1
 80082ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80082d2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	791b      	ldrb	r3, [r3, #4]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d015      	beq.n	8008308 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	699b      	ldr	r3, [r3, #24]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 811f 	beq.w	8008524 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	f003 030f 	and.w	r3, r3, #15
 80082f6:	2101      	movs	r1, #1
 80082f8:	fa01 f303 	lsl.w	r3, r1, r3
 80082fc:	69f9      	ldr	r1, [r7, #28]
 80082fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008302:	4313      	orrs	r3, r2
 8008304:	634b      	str	r3, [r1, #52]	; 0x34
 8008306:	e10d      	b.n	8008524 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008314:	2b00      	cmp	r3, #0
 8008316:	d110      	bne.n	800833a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	015a      	lsls	r2, r3, #5
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	4413      	add	r3, r2
 8008320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	69ba      	ldr	r2, [r7, #24]
 8008328:	0151      	lsls	r1, r2, #5
 800832a:	69fa      	ldr	r2, [r7, #28]
 800832c:	440a      	add	r2, r1
 800832e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008332:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008336:	6013      	str	r3, [r2, #0]
 8008338:	e00f      	b.n	800835a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	015a      	lsls	r2, r3, #5
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	4413      	add	r3, r2
 8008342:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	69ba      	ldr	r2, [r7, #24]
 800834a:	0151      	lsls	r1, r2, #5
 800834c:	69fa      	ldr	r2, [r7, #28]
 800834e:	440a      	add	r2, r1
 8008350:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008358:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	6919      	ldr	r1, [r3, #16]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	781a      	ldrb	r2, [r3, #0]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	b298      	uxth	r0, r3
 8008368:	79fb      	ldrb	r3, [r7, #7]
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	4603      	mov	r3, r0
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	f000 faea 	bl	8008948 <USB_WritePacket>
 8008374:	e0d6      	b.n	8008524 <USB_EPStartXfer+0x488>
 8008376:	bf00      	nop
 8008378:	e007ffff 	.word	0xe007ffff
 800837c:	fff80000 	.word	0xfff80000
 8008380:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	69fb      	ldr	r3, [r7, #28]
 800838a:	4413      	add	r3, r2
 800838c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008390:	691a      	ldr	r2, [r3, #16]
 8008392:	69bb      	ldr	r3, [r7, #24]
 8008394:	0159      	lsls	r1, r3, #5
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	440b      	add	r3, r1
 800839a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800839e:	4619      	mov	r1, r3
 80083a0:	4b63      	ldr	r3, [pc, #396]	; (8008530 <USB_EPStartXfer+0x494>)
 80083a2:	4013      	ands	r3, r2
 80083a4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	015a      	lsls	r2, r3, #5
 80083aa:	69fb      	ldr	r3, [r7, #28]
 80083ac:	4413      	add	r3, r2
 80083ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b2:	691a      	ldr	r2, [r3, #16]
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	0159      	lsls	r1, r3, #5
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	440b      	add	r3, r1
 80083bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c0:	4619      	mov	r1, r3
 80083c2:	4b5c      	ldr	r3, [pc, #368]	; (8008534 <USB_EPStartXfer+0x498>)
 80083c4:	4013      	ands	r3, r2
 80083c6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d123      	bne.n	8008418 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	015a      	lsls	r2, r3, #5
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	4413      	add	r3, r2
 80083d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083dc:	691a      	ldr	r2, [r3, #16]
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083e6:	69b9      	ldr	r1, [r7, #24]
 80083e8:	0148      	lsls	r0, r1, #5
 80083ea:	69f9      	ldr	r1, [r7, #28]
 80083ec:	4401      	add	r1, r0
 80083ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083f2:	4313      	orrs	r3, r2
 80083f4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	015a      	lsls	r2, r3, #5
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	4413      	add	r3, r2
 80083fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	0151      	lsls	r1, r2, #5
 8008408:	69fa      	ldr	r2, [r7, #28]
 800840a:	440a      	add	r2, r1
 800840c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008410:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008414:	6113      	str	r3, [r2, #16]
 8008416:	e037      	b.n	8008488 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	699a      	ldr	r2, [r3, #24]
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	4413      	add	r3, r2
 8008422:	1e5a      	subs	r2, r3, #1
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	fbb2 f3f3 	udiv	r3, r2, r3
 800842c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	8afa      	ldrh	r2, [r7, #22]
 8008434:	fb03 f202 	mul.w	r2, r3, r2
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008448:	691a      	ldr	r2, [r3, #16]
 800844a:	8afb      	ldrh	r3, [r7, #22]
 800844c:	04d9      	lsls	r1, r3, #19
 800844e:	4b3a      	ldr	r3, [pc, #232]	; (8008538 <USB_EPStartXfer+0x49c>)
 8008450:	400b      	ands	r3, r1
 8008452:	69b9      	ldr	r1, [r7, #24]
 8008454:	0148      	lsls	r0, r1, #5
 8008456:	69f9      	ldr	r1, [r7, #28]
 8008458:	4401      	add	r1, r0
 800845a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800845e:	4313      	orrs	r3, r2
 8008460:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	015a      	lsls	r2, r3, #5
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	4413      	add	r3, r2
 800846a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800846e:	691a      	ldr	r2, [r3, #16]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	69db      	ldr	r3, [r3, #28]
 8008474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008478:	69b9      	ldr	r1, [r7, #24]
 800847a:	0148      	lsls	r0, r1, #5
 800847c:	69f9      	ldr	r1, [r7, #28]
 800847e:	4401      	add	r1, r0
 8008480:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008484:	4313      	orrs	r3, r2
 8008486:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008488:	79fb      	ldrb	r3, [r7, #7]
 800848a:	2b01      	cmp	r3, #1
 800848c:	d10d      	bne.n	80084aa <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d009      	beq.n	80084aa <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	6919      	ldr	r1, [r3, #16]
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	015a      	lsls	r2, r3, #5
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	4413      	add	r3, r2
 80084a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084a6:	460a      	mov	r2, r1
 80084a8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	791b      	ldrb	r3, [r3, #4]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d128      	bne.n	8008504 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d110      	bne.n	80084e4 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	015a      	lsls	r2, r3, #5
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	69ba      	ldr	r2, [r7, #24]
 80084d2:	0151      	lsls	r1, r2, #5
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	440a      	add	r2, r1
 80084d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	e00f      	b.n	8008504 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69ba      	ldr	r2, [r7, #24]
 80084f4:	0151      	lsls	r1, r2, #5
 80084f6:	69fa      	ldr	r2, [r7, #28]
 80084f8:	440a      	add	r2, r1
 80084fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008502:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	015a      	lsls	r2, r3, #5
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	4413      	add	r3, r2
 800850c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69ba      	ldr	r2, [r7, #24]
 8008514:	0151      	lsls	r1, r2, #5
 8008516:	69fa      	ldr	r2, [r7, #28]
 8008518:	440a      	add	r2, r1
 800851a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800851e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008522:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3720      	adds	r7, #32
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	fff80000 	.word	0xfff80000
 8008534:	e007ffff 	.word	0xe007ffff
 8008538:	1ff80000 	.word	0x1ff80000

0800853c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800853c:	b480      	push	{r7}
 800853e:	b087      	sub	sp, #28
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	4613      	mov	r3, r2
 8008548:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	785b      	ldrb	r3, [r3, #1]
 8008558:	2b01      	cmp	r3, #1
 800855a:	f040 80ce 	bne.w	80086fa <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d132      	bne.n	80085cc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	015a      	lsls	r2, r3, #5
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	4413      	add	r3, r2
 800856e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008572:	691a      	ldr	r2, [r3, #16]
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	0159      	lsls	r1, r3, #5
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	440b      	add	r3, r1
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	4619      	mov	r1, r3
 8008582:	4b9a      	ldr	r3, [pc, #616]	; (80087ec <USB_EP0StartXfer+0x2b0>)
 8008584:	4013      	ands	r3, r2
 8008586:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	693a      	ldr	r2, [r7, #16]
 8008598:	0151      	lsls	r1, r2, #5
 800859a:	697a      	ldr	r2, [r7, #20]
 800859c:	440a      	add	r2, r1
 800859e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	015a      	lsls	r2, r3, #5
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	0159      	lsls	r1, r3, #5
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	440b      	add	r3, r1
 80085be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085c2:	4619      	mov	r1, r3
 80085c4:	4b8a      	ldr	r3, [pc, #552]	; (80087f0 <USB_EP0StartXfer+0x2b4>)
 80085c6:	4013      	ands	r3, r2
 80085c8:	610b      	str	r3, [r1, #16]
 80085ca:	e04e      	b.n	800866a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d8:	691a      	ldr	r2, [r3, #16]
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	0159      	lsls	r1, r3, #5
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	440b      	add	r3, r1
 80085e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085e6:	4619      	mov	r1, r3
 80085e8:	4b81      	ldr	r3, [pc, #516]	; (80087f0 <USB_EP0StartXfer+0x2b4>)
 80085ea:	4013      	ands	r3, r2
 80085ec:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	015a      	lsls	r2, r3, #5
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085fa:	691a      	ldr	r2, [r3, #16]
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	0159      	lsls	r1, r3, #5
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	440b      	add	r3, r1
 8008604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008608:	4619      	mov	r1, r3
 800860a:	4b78      	ldr	r3, [pc, #480]	; (80087ec <USB_EP0StartXfer+0x2b0>)
 800860c:	4013      	ands	r3, r2
 800860e:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	699a      	ldr	r2, [r3, #24]
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	429a      	cmp	r2, r3
 800861a:	d903      	bls.n	8008624 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	68da      	ldr	r2, [r3, #12]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	015a      	lsls	r2, r3, #5
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	4413      	add	r3, r2
 800862c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	0151      	lsls	r1, r2, #5
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	440a      	add	r2, r1
 800863a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800863e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008642:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	015a      	lsls	r2, r3, #5
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	4413      	add	r3, r2
 800864c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008650:	691a      	ldr	r2, [r3, #16]
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800865a:	6939      	ldr	r1, [r7, #16]
 800865c:	0148      	lsls	r0, r1, #5
 800865e:	6979      	ldr	r1, [r7, #20]
 8008660:	4401      	add	r1, r0
 8008662:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008666:	4313      	orrs	r3, r2
 8008668:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800866a:	79fb      	ldrb	r3, [r7, #7]
 800866c:	2b01      	cmp	r3, #1
 800866e:	d11e      	bne.n	80086ae <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d009      	beq.n	800868c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	015a      	lsls	r2, r3, #5
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	4413      	add	r3, r2
 8008680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008684:	461a      	mov	r2, r3
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	695b      	ldr	r3, [r3, #20]
 800868a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	015a      	lsls	r2, r3, #5
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	4413      	add	r3, r2
 8008694:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	693a      	ldr	r2, [r7, #16]
 800869c:	0151      	lsls	r1, r2, #5
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	440a      	add	r2, r1
 80086a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086aa:	6013      	str	r3, [r2, #0]
 80086ac:	e097      	b.n	80087de <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	015a      	lsls	r2, r3, #5
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	4413      	add	r3, r2
 80086b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	0151      	lsls	r1, r2, #5
 80086c0:	697a      	ldr	r2, [r7, #20]
 80086c2:	440a      	add	r2, r1
 80086c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086cc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	699b      	ldr	r3, [r3, #24]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 8083 	beq.w	80087de <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	2101      	movs	r1, #1
 80086ea:	fa01 f303 	lsl.w	r3, r1, r3
 80086ee:	6979      	ldr	r1, [r7, #20]
 80086f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086f4:	4313      	orrs	r3, r2
 80086f6:	634b      	str	r3, [r1, #52]	; 0x34
 80086f8:	e071      	b.n	80087de <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	4413      	add	r3, r2
 8008702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008706:	691a      	ldr	r2, [r3, #16]
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	0159      	lsls	r1, r3, #5
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	440b      	add	r3, r1
 8008710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008714:	4619      	mov	r1, r3
 8008716:	4b36      	ldr	r3, [pc, #216]	; (80087f0 <USB_EP0StartXfer+0x2b4>)
 8008718:	4013      	ands	r3, r2
 800871a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	015a      	lsls	r2, r3, #5
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	4413      	add	r3, r2
 8008724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008728:	691a      	ldr	r2, [r3, #16]
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	0159      	lsls	r1, r3, #5
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	440b      	add	r3, r1
 8008732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008736:	4619      	mov	r1, r3
 8008738:	4b2c      	ldr	r3, [pc, #176]	; (80087ec <USB_EP0StartXfer+0x2b0>)
 800873a:	4013      	ands	r3, r2
 800873c:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d003      	beq.n	800874e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	68da      	ldr	r2, [r3, #12]
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	015a      	lsls	r2, r3, #5
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	4413      	add	r3, r2
 800875e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	0151      	lsls	r1, r2, #5
 8008768:	697a      	ldr	r2, [r7, #20]
 800876a:	440a      	add	r2, r1
 800876c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008770:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008774:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	015a      	lsls	r2, r3, #5
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	4413      	add	r3, r2
 800877e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008782:	691a      	ldr	r2, [r3, #16]
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	69db      	ldr	r3, [r3, #28]
 8008788:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800878c:	6939      	ldr	r1, [r7, #16]
 800878e:	0148      	lsls	r0, r1, #5
 8008790:	6979      	ldr	r1, [r7, #20]
 8008792:	4401      	add	r1, r0
 8008794:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008798:	4313      	orrs	r3, r2
 800879a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800879c:	79fb      	ldrb	r3, [r7, #7]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d10d      	bne.n	80087be <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	691b      	ldr	r3, [r3, #16]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d009      	beq.n	80087be <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6919      	ldr	r1, [r3, #16]
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ba:	460a      	mov	r2, r1
 80087bc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	015a      	lsls	r2, r3, #5
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	4413      	add	r3, r2
 80087c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	0151      	lsls	r1, r2, #5
 80087d0:	697a      	ldr	r2, [r7, #20]
 80087d2:	440a      	add	r2, r1
 80087d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80087dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	371c      	adds	r7, #28
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr
 80087ec:	e007ffff 	.word	0xe007ffff
 80087f0:	fff80000 	.word	0xfff80000

080087f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b087      	sub	sp, #28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80087fe:	2300      	movs	r3, #0
 8008800:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008802:	2300      	movs	r3, #0
 8008804:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	785b      	ldrb	r3, [r3, #1]
 800880e:	2b01      	cmp	r3, #1
 8008810:	d14a      	bne.n	80088a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	015a      	lsls	r2, r3, #5
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	4413      	add	r3, r2
 800881c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008826:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800882a:	f040 8086 	bne.w	800893a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	015a      	lsls	r2, r3, #5
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	4413      	add	r3, r2
 8008838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	683a      	ldr	r2, [r7, #0]
 8008840:	7812      	ldrb	r2, [r2, #0]
 8008842:	0151      	lsls	r1, r2, #5
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	440a      	add	r2, r1
 8008848:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800884c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008850:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	015a      	lsls	r2, r3, #5
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	4413      	add	r3, r2
 800885c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	683a      	ldr	r2, [r7, #0]
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	0151      	lsls	r1, r2, #5
 8008868:	693a      	ldr	r2, [r7, #16]
 800886a:	440a      	add	r2, r1
 800886c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008870:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008874:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	3301      	adds	r3, #1
 800887a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f242 7210 	movw	r2, #10000	; 0x2710
 8008882:	4293      	cmp	r3, r2
 8008884:	d902      	bls.n	800888c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	75fb      	strb	r3, [r7, #23]
          break;
 800888a:	e056      	b.n	800893a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	015a      	lsls	r2, r3, #5
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	4413      	add	r3, r2
 8008896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088a4:	d0e7      	beq.n	8008876 <USB_EPStopXfer+0x82>
 80088a6:	e048      	b.n	800893a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	015a      	lsls	r2, r3, #5
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	4413      	add	r3, r2
 80088b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088c0:	d13b      	bne.n	800893a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	015a      	lsls	r2, r3, #5
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	683a      	ldr	r2, [r7, #0]
 80088d4:	7812      	ldrb	r2, [r2, #0]
 80088d6:	0151      	lsls	r1, r2, #5
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	440a      	add	r2, r1
 80088dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80088e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	015a      	lsls	r2, r3, #5
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	4413      	add	r3, r2
 80088f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	7812      	ldrb	r2, [r2, #0]
 80088fa:	0151      	lsls	r1, r2, #5
 80088fc:	693a      	ldr	r2, [r7, #16]
 80088fe:	440a      	add	r2, r1
 8008900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008904:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008908:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3301      	adds	r3, #1
 800890e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f242 7210 	movw	r2, #10000	; 0x2710
 8008916:	4293      	cmp	r3, r2
 8008918:	d902      	bls.n	8008920 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	75fb      	strb	r3, [r7, #23]
          break;
 800891e:	e00c      	b.n	800893a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	015a      	lsls	r2, r3, #5
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	4413      	add	r3, r2
 800892a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008934:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008938:	d0e7      	beq.n	800890a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800893a:	7dfb      	ldrb	r3, [r7, #23]
}
 800893c:	4618      	mov	r0, r3
 800893e:	371c      	adds	r7, #28
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008948:	b480      	push	{r7}
 800894a:	b089      	sub	sp, #36	; 0x24
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	4611      	mov	r1, r2
 8008954:	461a      	mov	r2, r3
 8008956:	460b      	mov	r3, r1
 8008958:	71fb      	strb	r3, [r7, #7]
 800895a:	4613      	mov	r3, r2
 800895c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008966:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800896a:	2b00      	cmp	r3, #0
 800896c:	d123      	bne.n	80089b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800896e:	88bb      	ldrh	r3, [r7, #4]
 8008970:	3303      	adds	r3, #3
 8008972:	089b      	lsrs	r3, r3, #2
 8008974:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008976:	2300      	movs	r3, #0
 8008978:	61bb      	str	r3, [r7, #24]
 800897a:	e018      	b.n	80089ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800897c:	79fb      	ldrb	r3, [r7, #7]
 800897e:	031a      	lsls	r2, r3, #12
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	4413      	add	r3, r2
 8008984:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008988:	461a      	mov	r2, r3
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	3301      	adds	r3, #1
 8008994:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	3301      	adds	r3, #1
 800899a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	3301      	adds	r3, #1
 80089a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	3301      	adds	r3, #1
 80089a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	3301      	adds	r3, #1
 80089ac:	61bb      	str	r3, [r7, #24]
 80089ae:	69ba      	ldr	r2, [r7, #24]
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d3e2      	bcc.n	800897c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3724      	adds	r7, #36	; 0x24
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b08b      	sub	sp, #44	; 0x2c
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	4613      	mov	r3, r2
 80089d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80089da:	88fb      	ldrh	r3, [r7, #6]
 80089dc:	089b      	lsrs	r3, r3, #2
 80089de:	b29b      	uxth	r3, r3
 80089e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80089e2:	88fb      	ldrh	r3, [r7, #6]
 80089e4:	f003 0303 	and.w	r3, r3, #3
 80089e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80089ea:	2300      	movs	r3, #0
 80089ec:	623b      	str	r3, [r7, #32]
 80089ee:	e014      	b.n	8008a1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80089fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fe:	3301      	adds	r3, #1
 8008a00:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a04:	3301      	adds	r3, #1
 8008a06:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a10:	3301      	adds	r3, #1
 8008a12:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008a14:	6a3b      	ldr	r3, [r7, #32]
 8008a16:	3301      	adds	r3, #1
 8008a18:	623b      	str	r3, [r7, #32]
 8008a1a:	6a3a      	ldr	r2, [r7, #32]
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d3e6      	bcc.n	80089f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008a22:	8bfb      	ldrh	r3, [r7, #30]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d01e      	beq.n	8008a66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008a32:	461a      	mov	r2, r3
 8008a34:	f107 0310 	add.w	r3, r7, #16
 8008a38:	6812      	ldr	r2, [r2, #0]
 8008a3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008a3c:	693a      	ldr	r2, [r7, #16]
 8008a3e:	6a3b      	ldr	r3, [r7, #32]
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	00db      	lsls	r3, r3, #3
 8008a44:	fa22 f303 	lsr.w	r3, r2, r3
 8008a48:	b2da      	uxtb	r2, r3
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	701a      	strb	r2, [r3, #0]
      i++;
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	3301      	adds	r3, #1
 8008a52:	623b      	str	r3, [r7, #32]
      pDest++;
 8008a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a56:	3301      	adds	r3, #1
 8008a58:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008a5a:	8bfb      	ldrh	r3, [r7, #30]
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008a60:	8bfb      	ldrh	r3, [r7, #30]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1ea      	bne.n	8008a3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	372c      	adds	r7, #44	; 0x2c
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	785b      	ldrb	r3, [r3, #1]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d12c      	bne.n	8008aea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	015a      	lsls	r2, r3, #5
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	4413      	add	r3, r2
 8008a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	db12      	blt.n	8008ac8 <USB_EPSetStall+0x54>
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d00f      	beq.n	8008ac8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	015a      	lsls	r2, r3, #5
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	4413      	add	r3, r2
 8008ab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	0151      	lsls	r1, r2, #5
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	440a      	add	r2, r1
 8008abe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ac2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008ac6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	015a      	lsls	r2, r3, #5
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	0151      	lsls	r1, r2, #5
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	440a      	add	r2, r1
 8008ade:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ae2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	e02b      	b.n	8008b42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	015a      	lsls	r2, r3, #5
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	4413      	add	r3, r2
 8008af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	db12      	blt.n	8008b22 <USB_EPSetStall+0xae>
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00f      	beq.n	8008b22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	015a      	lsls	r2, r3, #5
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	4413      	add	r3, r2
 8008b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	0151      	lsls	r1, r2, #5
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	440a      	add	r2, r1
 8008b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b1c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	015a      	lsls	r2, r3, #5
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	4413      	add	r3, r2
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	0151      	lsls	r1, r2, #5
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	440a      	add	r2, r1
 8008b38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008b40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	785b      	ldrb	r3, [r3, #1]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d128      	bne.n	8008bbe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	015a      	lsls	r2, r3, #5
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	0151      	lsls	r1, r2, #5
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	440a      	add	r2, r1
 8008b82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	791b      	ldrb	r3, [r3, #4]
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d003      	beq.n	8008b9c <USB_EPClearStall+0x4c>
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	791b      	ldrb	r3, [r3, #4]
 8008b98:	2b02      	cmp	r3, #2
 8008b9a:	d138      	bne.n	8008c0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	015a      	lsls	r2, r3, #5
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	0151      	lsls	r1, r2, #5
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	440a      	add	r2, r1
 8008bb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bba:	6013      	str	r3, [r2, #0]
 8008bbc:	e027      	b.n	8008c0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	015a      	lsls	r2, r3, #5
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	0151      	lsls	r1, r2, #5
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	440a      	add	r2, r1
 8008bd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bd8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008bdc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	791b      	ldrb	r3, [r3, #4]
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	d003      	beq.n	8008bee <USB_EPClearStall+0x9e>
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	791b      	ldrb	r3, [r3, #4]
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d10f      	bne.n	8008c0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	015a      	lsls	r2, r3, #5
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	4413      	add	r3, r2
 8008bf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	0151      	lsls	r1, r2, #5
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	440a      	add	r2, r1
 8008c04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3714      	adds	r7, #20
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	460b      	mov	r3, r1
 8008c26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008c3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	78fb      	ldrb	r3, [r7, #3]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008c50:	68f9      	ldr	r1, [r7, #12]
 8008c52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c56:	4313      	orrs	r3, r2
 8008c58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3714      	adds	r7, #20
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008c82:	f023 0303 	bic.w	r3, r3, #3
 8008c86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c96:	f023 0302 	bic.w	r3, r3, #2
 8008c9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr

08008caa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b085      	sub	sp, #20
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008cc4:	f023 0303 	bic.w	r3, r3, #3
 8008cc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cd8:	f043 0302 	orr.w	r3, r3, #2
 8008cdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cde:	2300      	movs	r3, #0
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr

08008cec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b085      	sub	sp, #20
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	695b      	ldr	r3, [r3, #20]
 8008cf8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	4013      	ands	r3, r2
 8008d02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008d04:	68fb      	ldr	r3, [r7, #12]
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b085      	sub	sp, #20
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d2e:	69db      	ldr	r3, [r3, #28]
 8008d30:	68ba      	ldr	r2, [r7, #8]
 8008d32:	4013      	ands	r3, r2
 8008d34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	0c1b      	lsrs	r3, r3, #16
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d46:	b480      	push	{r7}
 8008d48:	b085      	sub	sp, #20
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d58:	699b      	ldr	r3, [r3, #24]
 8008d5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	4013      	ands	r3, r2
 8008d68:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	b29b      	uxth	r3, r3
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b085      	sub	sp, #20
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	460b      	mov	r3, r1
 8008d84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	015a      	lsls	r2, r3, #5
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	4413      	add	r3, r2
 8008d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008da0:	695b      	ldr	r3, [r3, #20]
 8008da2:	68ba      	ldr	r2, [r7, #8]
 8008da4:	4013      	ands	r3, r2
 8008da6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008da8:	68bb      	ldr	r3, [r7, #8]
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3714      	adds	r7, #20
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr

08008db6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b087      	sub	sp, #28
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
 8008dbe:	460b      	mov	r3, r1
 8008dc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008dda:	78fb      	ldrb	r3, [r7, #3]
 8008ddc:	f003 030f 	and.w	r3, r3, #15
 8008de0:	68fa      	ldr	r2, [r7, #12]
 8008de2:	fa22 f303 	lsr.w	r3, r2, r3
 8008de6:	01db      	lsls	r3, r3, #7
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008df0:	78fb      	ldrb	r3, [r7, #3]
 8008df2:	015a      	lsls	r2, r3, #5
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	4413      	add	r3, r2
 8008df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	4013      	ands	r3, r2
 8008e02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008e04:	68bb      	ldr	r3, [r7, #8]
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	371c      	adds	r7, #28
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr

08008e12 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008e12:	b480      	push	{r7}
 8008e14:	b083      	sub	sp, #12
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	f003 0301 	and.w	r3, r3, #1
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	370c      	adds	r7, #12
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
	...

08008e30 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	4b09      	ldr	r3, [pc, #36]	; (8008e74 <USB_ActivateSetup+0x44>)
 8008e4e:	4013      	ands	r3, r2
 8008e50:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr
 8008e74:	fffff800 	.word	0xfffff800

08008e78 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b087      	sub	sp, #28
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	460b      	mov	r3, r1
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	333c      	adds	r3, #60	; 0x3c
 8008e8e:	3304      	adds	r3, #4
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	4a26      	ldr	r2, [pc, #152]	; (8008f30 <USB_EP0_OutStart+0xb8>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d90a      	bls.n	8008eb2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008eac:	d101      	bne.n	8008eb2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e037      	b.n	8008f22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb8:	461a      	mov	r2, r3
 8008eba:	2300      	movs	r3, #0
 8008ebc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	697a      	ldr	r2, [r7, #20]
 8008ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ecc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008ed0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ed8:	691b      	ldr	r3, [r3, #16]
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ee0:	f043 0318 	orr.w	r3, r3, #24
 8008ee4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ef4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008ef8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008efa:	7afb      	ldrb	r3, [r7, #11]
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d10f      	bne.n	8008f20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f06:	461a      	mov	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f1a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008f1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	371c      	adds	r7, #28
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	4f54300a 	.word	0x4f54300a

08008f34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3301      	adds	r3, #1
 8008f44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	4a13      	ldr	r2, [pc, #76]	; (8008f98 <USB_CoreReset+0x64>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d901      	bls.n	8008f52 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	e01b      	b.n	8008f8a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	daf2      	bge.n	8008f40 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	691b      	ldr	r3, [r3, #16]
 8008f62:	f043 0201 	orr.w	r2, r3, #1
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	4a09      	ldr	r2, [pc, #36]	; (8008f98 <USB_CoreReset+0x64>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d901      	bls.n	8008f7c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e006      	b.n	8008f8a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	f003 0301 	and.w	r3, r3, #1
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d0f0      	beq.n	8008f6a <USB_CoreReset+0x36>

  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3714      	adds	r7, #20
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	00030d40 	.word	0x00030d40

08008f9c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008fa8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008fac:	f005 fd8e 	bl	800eacc <malloc>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d109      	bne.n	8008fce <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	32b0      	adds	r2, #176	; 0xb0
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008fca:	2302      	movs	r3, #2
 8008fcc:	e0d4      	b.n	8009178 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008fce:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008fd2:	2100      	movs	r1, #0
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f005 fe35 	bl	800ec44 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	32b0      	adds	r2, #176	; 0xb0
 8008fe4:	68f9      	ldr	r1, [r7, #12]
 8008fe6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	32b0      	adds	r2, #176	; 0xb0
 8008ff4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	7c1b      	ldrb	r3, [r3, #16]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d138      	bne.n	8009078 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009006:	4b5e      	ldr	r3, [pc, #376]	; (8009180 <USBD_CDC_Init+0x1e4>)
 8009008:	7819      	ldrb	r1, [r3, #0]
 800900a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800900e:	2202      	movs	r2, #2
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f005 fbb8 	bl	800e786 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009016:	4b5a      	ldr	r3, [pc, #360]	; (8009180 <USBD_CDC_Init+0x1e4>)
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	f003 020f 	and.w	r2, r3, #15
 800901e:	6879      	ldr	r1, [r7, #4]
 8009020:	4613      	mov	r3, r2
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	440b      	add	r3, r1
 800902a:	3324      	adds	r3, #36	; 0x24
 800902c:	2201      	movs	r2, #1
 800902e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009030:	4b54      	ldr	r3, [pc, #336]	; (8009184 <USBD_CDC_Init+0x1e8>)
 8009032:	7819      	ldrb	r1, [r3, #0]
 8009034:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009038:	2202      	movs	r2, #2
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f005 fba3 	bl	800e786 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009040:	4b50      	ldr	r3, [pc, #320]	; (8009184 <USBD_CDC_Init+0x1e8>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	f003 020f 	and.w	r2, r3, #15
 8009048:	6879      	ldr	r1, [r7, #4]
 800904a:	4613      	mov	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	440b      	add	r3, r1
 8009054:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009058:	2201      	movs	r2, #1
 800905a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800905c:	4b4a      	ldr	r3, [pc, #296]	; (8009188 <USBD_CDC_Init+0x1ec>)
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	f003 020f 	and.w	r2, r3, #15
 8009064:	6879      	ldr	r1, [r7, #4]
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	440b      	add	r3, r1
 8009070:	3326      	adds	r3, #38	; 0x26
 8009072:	2210      	movs	r2, #16
 8009074:	801a      	strh	r2, [r3, #0]
 8009076:	e035      	b.n	80090e4 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009078:	4b41      	ldr	r3, [pc, #260]	; (8009180 <USBD_CDC_Init+0x1e4>)
 800907a:	7819      	ldrb	r1, [r3, #0]
 800907c:	2340      	movs	r3, #64	; 0x40
 800907e:	2202      	movs	r2, #2
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f005 fb80 	bl	800e786 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009086:	4b3e      	ldr	r3, [pc, #248]	; (8009180 <USBD_CDC_Init+0x1e4>)
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	f003 020f 	and.w	r2, r3, #15
 800908e:	6879      	ldr	r1, [r7, #4]
 8009090:	4613      	mov	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	440b      	add	r3, r1
 800909a:	3324      	adds	r3, #36	; 0x24
 800909c:	2201      	movs	r2, #1
 800909e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80090a0:	4b38      	ldr	r3, [pc, #224]	; (8009184 <USBD_CDC_Init+0x1e8>)
 80090a2:	7819      	ldrb	r1, [r3, #0]
 80090a4:	2340      	movs	r3, #64	; 0x40
 80090a6:	2202      	movs	r2, #2
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f005 fb6c 	bl	800e786 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80090ae:	4b35      	ldr	r3, [pc, #212]	; (8009184 <USBD_CDC_Init+0x1e8>)
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	f003 020f 	and.w	r2, r3, #15
 80090b6:	6879      	ldr	r1, [r7, #4]
 80090b8:	4613      	mov	r3, r2
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	4413      	add	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	440b      	add	r3, r1
 80090c2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090c6:	2201      	movs	r2, #1
 80090c8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80090ca:	4b2f      	ldr	r3, [pc, #188]	; (8009188 <USBD_CDC_Init+0x1ec>)
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	f003 020f 	and.w	r2, r3, #15
 80090d2:	6879      	ldr	r1, [r7, #4]
 80090d4:	4613      	mov	r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	4413      	add	r3, r2
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	440b      	add	r3, r1
 80090de:	3326      	adds	r3, #38	; 0x26
 80090e0:	2210      	movs	r2, #16
 80090e2:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80090e4:	4b28      	ldr	r3, [pc, #160]	; (8009188 <USBD_CDC_Init+0x1ec>)
 80090e6:	7819      	ldrb	r1, [r3, #0]
 80090e8:	2308      	movs	r3, #8
 80090ea:	2203      	movs	r2, #3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f005 fb4a 	bl	800e786 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80090f2:	4b25      	ldr	r3, [pc, #148]	; (8009188 <USBD_CDC_Init+0x1ec>)
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	f003 020f 	and.w	r2, r3, #15
 80090fa:	6879      	ldr	r1, [r7, #4]
 80090fc:	4613      	mov	r3, r2
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	4413      	add	r3, r2
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	440b      	add	r3, r1
 8009106:	3324      	adds	r3, #36	; 0x24
 8009108:	2201      	movs	r2, #1
 800910a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2200      	movs	r2, #0
 8009110:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800911a:	687a      	ldr	r2, [r7, #4]
 800911c:	33b0      	adds	r3, #176	; 0xb0
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	4413      	add	r3, r2
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2200      	movs	r2, #0
 800912c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2200      	movs	r2, #0
 8009134:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800913e:	2b00      	cmp	r3, #0
 8009140:	d101      	bne.n	8009146 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8009142:	2302      	movs	r3, #2
 8009144:	e018      	b.n	8009178 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	7c1b      	ldrb	r3, [r3, #16]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10a      	bne.n	8009164 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800914e:	4b0d      	ldr	r3, [pc, #52]	; (8009184 <USBD_CDC_Init+0x1e8>)
 8009150:	7819      	ldrb	r1, [r3, #0]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009158:	f44f 7300 	mov.w	r3, #512	; 0x200
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f005 fc01 	bl	800e964 <USBD_LL_PrepareReceive>
 8009162:	e008      	b.n	8009176 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009164:	4b07      	ldr	r3, [pc, #28]	; (8009184 <USBD_CDC_Init+0x1e8>)
 8009166:	7819      	ldrb	r1, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800916e:	2340      	movs	r3, #64	; 0x40
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f005 fbf7 	bl	800e964 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3710      	adds	r7, #16
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	20000093 	.word	0x20000093
 8009184:	20000094 	.word	0x20000094
 8009188:	20000095 	.word	0x20000095

0800918c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	460b      	mov	r3, r1
 8009196:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009198:	4b3a      	ldr	r3, [pc, #232]	; (8009284 <USBD_CDC_DeInit+0xf8>)
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	4619      	mov	r1, r3
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f005 fb17 	bl	800e7d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80091a4:	4b37      	ldr	r3, [pc, #220]	; (8009284 <USBD_CDC_DeInit+0xf8>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	f003 020f 	and.w	r2, r3, #15
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4413      	add	r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	440b      	add	r3, r1
 80091b8:	3324      	adds	r3, #36	; 0x24
 80091ba:	2200      	movs	r2, #0
 80091bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80091be:	4b32      	ldr	r3, [pc, #200]	; (8009288 <USBD_CDC_DeInit+0xfc>)
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f005 fb04 	bl	800e7d2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80091ca:	4b2f      	ldr	r3, [pc, #188]	; (8009288 <USBD_CDC_DeInit+0xfc>)
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	f003 020f 	and.w	r2, r3, #15
 80091d2:	6879      	ldr	r1, [r7, #4]
 80091d4:	4613      	mov	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	440b      	add	r3, r1
 80091de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80091e2:	2200      	movs	r2, #0
 80091e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80091e6:	4b29      	ldr	r3, [pc, #164]	; (800928c <USBD_CDC_DeInit+0x100>)
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f005 faf0 	bl	800e7d2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80091f2:	4b26      	ldr	r3, [pc, #152]	; (800928c <USBD_CDC_DeInit+0x100>)
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	f003 020f 	and.w	r2, r3, #15
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	3324      	adds	r3, #36	; 0x24
 8009208:	2200      	movs	r2, #0
 800920a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800920c:	4b1f      	ldr	r3, [pc, #124]	; (800928c <USBD_CDC_DeInit+0x100>)
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	f003 020f 	and.w	r2, r3, #15
 8009214:	6879      	ldr	r1, [r7, #4]
 8009216:	4613      	mov	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	440b      	add	r3, r1
 8009220:	3326      	adds	r3, #38	; 0x26
 8009222:	2200      	movs	r2, #0
 8009224:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	32b0      	adds	r2, #176	; 0xb0
 8009230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d01f      	beq.n	8009278 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	33b0      	adds	r3, #176	; 0xb0
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	4413      	add	r3, r2
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	32b0      	adds	r2, #176	; 0xb0
 8009256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800925a:	4618      	mov	r0, r3
 800925c:	f005 fc3e 	bl	800eadc <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	32b0      	adds	r2, #176	; 0xb0
 800926a:	2100      	movs	r1, #0
 800926c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20000093 	.word	0x20000093
 8009288:	20000094 	.word	0x20000094
 800928c:	20000095 	.word	0x20000095

08009290 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	32b0      	adds	r2, #176	; 0xb0
 80092a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d101      	bne.n	80092c0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80092bc:	2303      	movs	r3, #3
 80092be:	e0bf      	b.n	8009440 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d050      	beq.n	800936e <USBD_CDC_Setup+0xde>
 80092cc:	2b20      	cmp	r3, #32
 80092ce:	f040 80af 	bne.w	8009430 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	88db      	ldrh	r3, [r3, #6]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d03a      	beq.n	8009350 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	b25b      	sxtb	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	da1b      	bge.n	800931c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	33b0      	adds	r3, #176	; 0xb0
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	4413      	add	r3, r2
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	683a      	ldr	r2, [r7, #0]
 80092f8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80092fa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80092fc:	683a      	ldr	r2, [r7, #0]
 80092fe:	88d2      	ldrh	r2, [r2, #6]
 8009300:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	88db      	ldrh	r3, [r3, #6]
 8009306:	2b07      	cmp	r3, #7
 8009308:	bf28      	it	cs
 800930a:	2307      	movcs	r3, #7
 800930c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	89fa      	ldrh	r2, [r7, #14]
 8009312:	4619      	mov	r1, r3
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 fd6d 	bl	800adf4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800931a:	e090      	b.n	800943e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	785a      	ldrb	r2, [r3, #1]
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	88db      	ldrh	r3, [r3, #6]
 800932a:	2b3f      	cmp	r3, #63	; 0x3f
 800932c:	d803      	bhi.n	8009336 <USBD_CDC_Setup+0xa6>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	88db      	ldrh	r3, [r3, #6]
 8009332:	b2da      	uxtb	r2, r3
 8009334:	e000      	b.n	8009338 <USBD_CDC_Setup+0xa8>
 8009336:	2240      	movs	r2, #64	; 0x40
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800933e:	6939      	ldr	r1, [r7, #16]
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009346:	461a      	mov	r2, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 fd7f 	bl	800ae4c <USBD_CtlPrepareRx>
      break;
 800934e:	e076      	b.n	800943e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	33b0      	adds	r3, #176	; 0xb0
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4413      	add	r3, r2
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	683a      	ldr	r2, [r7, #0]
 8009364:	7850      	ldrb	r0, [r2, #1]
 8009366:	2200      	movs	r2, #0
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	4798      	blx	r3
      break;
 800936c:	e067      	b.n	800943e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	785b      	ldrb	r3, [r3, #1]
 8009372:	2b0b      	cmp	r3, #11
 8009374:	d851      	bhi.n	800941a <USBD_CDC_Setup+0x18a>
 8009376:	a201      	add	r2, pc, #4	; (adr r2, 800937c <USBD_CDC_Setup+0xec>)
 8009378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800937c:	080093ad 	.word	0x080093ad
 8009380:	08009429 	.word	0x08009429
 8009384:	0800941b 	.word	0x0800941b
 8009388:	0800941b 	.word	0x0800941b
 800938c:	0800941b 	.word	0x0800941b
 8009390:	0800941b 	.word	0x0800941b
 8009394:	0800941b 	.word	0x0800941b
 8009398:	0800941b 	.word	0x0800941b
 800939c:	0800941b 	.word	0x0800941b
 80093a0:	0800941b 	.word	0x0800941b
 80093a4:	080093d7 	.word	0x080093d7
 80093a8:	08009401 	.word	0x08009401
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	2b03      	cmp	r3, #3
 80093b6:	d107      	bne.n	80093c8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80093b8:	f107 030a 	add.w	r3, r7, #10
 80093bc:	2202      	movs	r2, #2
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f001 fd17 	bl	800adf4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093c6:	e032      	b.n	800942e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80093c8:	6839      	ldr	r1, [r7, #0]
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f001 fca1 	bl	800ad12 <USBD_CtlError>
            ret = USBD_FAIL;
 80093d0:	2303      	movs	r3, #3
 80093d2:	75fb      	strb	r3, [r7, #23]
          break;
 80093d4:	e02b      	b.n	800942e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d107      	bne.n	80093f2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80093e2:	f107 030d 	add.w	r3, r7, #13
 80093e6:	2201      	movs	r2, #1
 80093e8:	4619      	mov	r1, r3
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f001 fd02 	bl	800adf4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093f0:	e01d      	b.n	800942e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f001 fc8c 	bl	800ad12 <USBD_CtlError>
            ret = USBD_FAIL;
 80093fa:	2303      	movs	r3, #3
 80093fc:	75fb      	strb	r3, [r7, #23]
          break;
 80093fe:	e016      	b.n	800942e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009406:	b2db      	uxtb	r3, r3
 8009408:	2b03      	cmp	r3, #3
 800940a:	d00f      	beq.n	800942c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800940c:	6839      	ldr	r1, [r7, #0]
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 fc7f 	bl	800ad12 <USBD_CtlError>
            ret = USBD_FAIL;
 8009414:	2303      	movs	r3, #3
 8009416:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009418:	e008      	b.n	800942c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f001 fc78 	bl	800ad12 <USBD_CtlError>
          ret = USBD_FAIL;
 8009422:	2303      	movs	r3, #3
 8009424:	75fb      	strb	r3, [r7, #23]
          break;
 8009426:	e002      	b.n	800942e <USBD_CDC_Setup+0x19e>
          break;
 8009428:	bf00      	nop
 800942a:	e008      	b.n	800943e <USBD_CDC_Setup+0x1ae>
          break;
 800942c:	bf00      	nop
      }
      break;
 800942e:	e006      	b.n	800943e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f001 fc6d 	bl	800ad12 <USBD_CtlError>
      ret = USBD_FAIL;
 8009438:	2303      	movs	r3, #3
 800943a:	75fb      	strb	r3, [r7, #23]
      break;
 800943c:	bf00      	nop
  }

  return (uint8_t)ret;
 800943e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3718      	adds	r7, #24
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	460b      	mov	r3, r1
 8009452:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800945a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	32b0      	adds	r2, #176	; 0xb0
 8009466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d101      	bne.n	8009472 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800946e:	2303      	movs	r3, #3
 8009470:	e065      	b.n	800953e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	32b0      	adds	r2, #176	; 0xb0
 800947c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009480:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	f003 020f 	and.w	r2, r3, #15
 8009488:	6879      	ldr	r1, [r7, #4]
 800948a:	4613      	mov	r3, r2
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	440b      	add	r3, r1
 8009494:	3318      	adds	r3, #24
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d02f      	beq.n	80094fc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800949c:	78fb      	ldrb	r3, [r7, #3]
 800949e:	f003 020f 	and.w	r2, r3, #15
 80094a2:	6879      	ldr	r1, [r7, #4]
 80094a4:	4613      	mov	r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	4413      	add	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	440b      	add	r3, r1
 80094ae:	3318      	adds	r3, #24
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	78fb      	ldrb	r3, [r7, #3]
 80094b4:	f003 010f 	and.w	r1, r3, #15
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	460b      	mov	r3, r1
 80094bc:	00db      	lsls	r3, r3, #3
 80094be:	440b      	add	r3, r1
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	4403      	add	r3, r0
 80094c4:	3348      	adds	r3, #72	; 0x48
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	fbb2 f1f3 	udiv	r1, r2, r3
 80094cc:	fb01 f303 	mul.w	r3, r1, r3
 80094d0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d112      	bne.n	80094fc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80094d6:	78fb      	ldrb	r3, [r7, #3]
 80094d8:	f003 020f 	and.w	r2, r3, #15
 80094dc:	6879      	ldr	r1, [r7, #4]
 80094de:	4613      	mov	r3, r2
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	4413      	add	r3, r2
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	440b      	add	r3, r1
 80094e8:	3318      	adds	r3, #24
 80094ea:	2200      	movs	r2, #0
 80094ec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80094ee:	78f9      	ldrb	r1, [r7, #3]
 80094f0:	2300      	movs	r3, #0
 80094f2:	2200      	movs	r2, #0
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f005 fa14 	bl	800e922 <USBD_LL_Transmit>
 80094fa:	e01f      	b.n	800953c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	2200      	movs	r2, #0
 8009500:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	33b0      	adds	r3, #176	; 0xb0
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4413      	add	r3, r2
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d010      	beq.n	800953c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	33b0      	adds	r3, #176	; 0xb0
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4413      	add	r3, r2
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	691b      	ldr	r3, [r3, #16]
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009538:	78fa      	ldrb	r2, [r7, #3]
 800953a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}

08009546 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b084      	sub	sp, #16
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
 800954e:	460b      	mov	r3, r1
 8009550:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	32b0      	adds	r2, #176	; 0xb0
 800955c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009560:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	32b0      	adds	r2, #176	; 0xb0
 800956c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009574:	2303      	movs	r3, #3
 8009576:	e01a      	b.n	80095ae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009578:	78fb      	ldrb	r3, [r7, #3]
 800957a:	4619      	mov	r1, r3
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f005 fa12 	bl	800e9a6 <USBD_LL_GetRxDataSize>
 8009582:	4602      	mov	r2, r0
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	33b0      	adds	r3, #176	; 0xb0
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4413      	add	r3, r2
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80095a8:	4611      	mov	r1, r2
 80095aa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3710      	adds	r7, #16
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}

080095b6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80095b6:	b580      	push	{r7, lr}
 80095b8:	b084      	sub	sp, #16
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	32b0      	adds	r2, #176	; 0xb0
 80095c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d101      	bne.n	80095d8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e025      	b.n	8009624 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	33b0      	adds	r3, #176	; 0xb0
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	4413      	add	r3, r2
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d01a      	beq.n	8009622 <USBD_CDC_EP0_RxReady+0x6c>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80095f2:	2bff      	cmp	r3, #255	; 0xff
 80095f4:	d015      	beq.n	8009622 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80095fc:	687a      	ldr	r2, [r7, #4]
 80095fe:	33b0      	adds	r3, #176	; 0xb0
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800960e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009616:	b292      	uxth	r2, r2
 8009618:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	22ff      	movs	r2, #255	; 0xff
 800961e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009622:	2300      	movs	r3, #0
}
 8009624:	4618      	mov	r0, r3
 8009626:	3710      	adds	r7, #16
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009634:	2182      	movs	r1, #130	; 0x82
 8009636:	4818      	ldr	r0, [pc, #96]	; (8009698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009638:	f000 fd09 	bl	800a04e <USBD_GetEpDesc>
 800963c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800963e:	2101      	movs	r1, #1
 8009640:	4815      	ldr	r0, [pc, #84]	; (8009698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009642:	f000 fd04 	bl	800a04e <USBD_GetEpDesc>
 8009646:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009648:	2181      	movs	r1, #129	; 0x81
 800964a:	4813      	ldr	r0, [pc, #76]	; (8009698 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800964c:	f000 fcff 	bl	800a04e <USBD_GetEpDesc>
 8009650:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d002      	beq.n	800965e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	2210      	movs	r2, #16
 800965c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d006      	beq.n	8009672 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	2200      	movs	r2, #0
 8009668:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800966c:	711a      	strb	r2, [r3, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d006      	beq.n	8009686 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2200      	movs	r2, #0
 800967c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009680:	711a      	strb	r2, [r3, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2243      	movs	r2, #67	; 0x43
 800968a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800968c:	4b02      	ldr	r3, [pc, #8]	; (8009698 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	20000050 	.word	0x20000050

0800969c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80096a4:	2182      	movs	r1, #130	; 0x82
 80096a6:	4818      	ldr	r0, [pc, #96]	; (8009708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096a8:	f000 fcd1 	bl	800a04e <USBD_GetEpDesc>
 80096ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80096ae:	2101      	movs	r1, #1
 80096b0:	4815      	ldr	r0, [pc, #84]	; (8009708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096b2:	f000 fccc 	bl	800a04e <USBD_GetEpDesc>
 80096b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80096b8:	2181      	movs	r1, #129	; 0x81
 80096ba:	4813      	ldr	r0, [pc, #76]	; (8009708 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80096bc:	f000 fcc7 	bl	800a04e <USBD_GetEpDesc>
 80096c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	2210      	movs	r2, #16
 80096cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d006      	beq.n	80096e2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	2200      	movs	r2, #0
 80096d8:	711a      	strb	r2, [r3, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	f042 0202 	orr.w	r2, r2, #2
 80096e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d006      	beq.n	80096f6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	711a      	strb	r2, [r3, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f042 0202 	orr.w	r2, r2, #2
 80096f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2243      	movs	r2, #67	; 0x43
 80096fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80096fc:	4b02      	ldr	r3, [pc, #8]	; (8009708 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3718      	adds	r7, #24
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	20000050 	.word	0x20000050

0800970c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b086      	sub	sp, #24
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009714:	2182      	movs	r1, #130	; 0x82
 8009716:	4818      	ldr	r0, [pc, #96]	; (8009778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009718:	f000 fc99 	bl	800a04e <USBD_GetEpDesc>
 800971c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800971e:	2101      	movs	r1, #1
 8009720:	4815      	ldr	r0, [pc, #84]	; (8009778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009722:	f000 fc94 	bl	800a04e <USBD_GetEpDesc>
 8009726:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009728:	2181      	movs	r1, #129	; 0x81
 800972a:	4813      	ldr	r0, [pc, #76]	; (8009778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800972c:	f000 fc8f 	bl	800a04e <USBD_GetEpDesc>
 8009730:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d002      	beq.n	800973e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	2210      	movs	r2, #16
 800973c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d006      	beq.n	8009752 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	2200      	movs	r2, #0
 8009748:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800974c:	711a      	strb	r2, [r3, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d006      	beq.n	8009766 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2200      	movs	r2, #0
 800975c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009760:	711a      	strb	r2, [r3, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2243      	movs	r2, #67	; 0x43
 800976a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800976c:	4b02      	ldr	r3, [pc, #8]	; (8009778 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800976e:	4618      	mov	r0, r3
 8009770:	3718      	adds	r7, #24
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	20000050 	.word	0x20000050

0800977c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	220a      	movs	r2, #10
 8009788:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800978a:	4b03      	ldr	r3, [pc, #12]	; (8009798 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr
 8009798:	2000000c 	.word	0x2000000c

0800979c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800979c:	b480      	push	{r7}
 800979e:	b083      	sub	sp, #12
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d101      	bne.n	80097b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80097ac:	2303      	movs	r3, #3
 80097ae:	e009      	b.n	80097c4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	33b0      	adds	r3, #176	; 0xb0
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	683a      	ldr	r2, [r7, #0]
 80097c0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	370c      	adds	r7, #12
 80097c8:	46bd      	mov	sp, r7
 80097ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ce:	4770      	bx	lr

080097d0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b087      	sub	sp, #28
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	32b0      	adds	r2, #176	; 0xb0
 80097e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097ea:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d101      	bne.n	80097f6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80097f2:	2303      	movs	r3, #3
 80097f4:	e008      	b.n	8009808 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	371c      	adds	r7, #28
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009814:	b480      	push	{r7}
 8009816:	b085      	sub	sp, #20
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	32b0      	adds	r2, #176	; 0xb0
 8009828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800982c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009834:	2303      	movs	r3, #3
 8009836:	e004      	b.n	8009842 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	683a      	ldr	r2, [r7, #0]
 800983c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009840:	2300      	movs	r3, #0
}
 8009842:	4618      	mov	r0, r3
 8009844:	3714      	adds	r7, #20
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr
	...

08009850 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	32b0      	adds	r2, #176	; 0xb0
 8009862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009866:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	32b0      	adds	r2, #176	; 0xb0
 8009872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d101      	bne.n	800987e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800987a:	2303      	movs	r3, #3
 800987c:	e018      	b.n	80098b0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	7c1b      	ldrb	r3, [r3, #16]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d10a      	bne.n	800989c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009886:	4b0c      	ldr	r3, [pc, #48]	; (80098b8 <USBD_CDC_ReceivePacket+0x68>)
 8009888:	7819      	ldrb	r1, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009890:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f005 f865 	bl	800e964 <USBD_LL_PrepareReceive>
 800989a:	e008      	b.n	80098ae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800989c:	4b06      	ldr	r3, [pc, #24]	; (80098b8 <USBD_CDC_ReceivePacket+0x68>)
 800989e:	7819      	ldrb	r1, [r3, #0]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80098a6:	2340      	movs	r3, #64	; 0x40
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f005 f85b 	bl	800e964 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3710      	adds	r7, #16
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	20000094 	.word	0x20000094

080098bc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	4613      	mov	r3, r2
 80098c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d101      	bne.n	80098d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80098d0:	2303      	movs	r3, #3
 80098d2:	e01f      	b.n	8009914 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2200      	movs	r2, #0
 80098e0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d003      	beq.n	80098fa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2201      	movs	r2, #1
 80098fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	79fa      	ldrb	r2, [r7, #7]
 8009906:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f004 fed5 	bl	800e6b8 <USBD_LL_Init>
 800990e:	4603      	mov	r3, r0
 8009910:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009912:	7dfb      	ldrb	r3, [r7, #23]
}
 8009914:	4618      	mov	r0, r3
 8009916:	3718      	adds	r7, #24
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009926:	2300      	movs	r3, #0
 8009928:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d101      	bne.n	8009934 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009930:	2303      	movs	r3, #3
 8009932:	e025      	b.n	8009980 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	683a      	ldr	r2, [r7, #0]
 8009938:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	32ae      	adds	r2, #174	; 0xae
 8009946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800994a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00f      	beq.n	8009970 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	32ae      	adds	r2, #174	; 0xae
 800995a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009960:	f107 020e 	add.w	r2, r7, #14
 8009964:	4610      	mov	r0, r2
 8009966:	4798      	blx	r3
 8009968:	4602      	mov	r2, r0
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009976:	1c5a      	adds	r2, r3, #1
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3710      	adds	r7, #16
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b082      	sub	sp, #8
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f004 fedd 	bl	800e750 <USBD_LL_Start>
 8009996:	4603      	mov	r3, r0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3708      	adds	r7, #8
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80099a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	370c      	adds	r7, #12
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b084      	sub	sp, #16
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	460b      	mov	r3, r1
 80099c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d009      	beq.n	80099e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	78fa      	ldrb	r2, [r7, #3]
 80099da:	4611      	mov	r1, r2
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	4798      	blx	r3
 80099e0:	4603      	mov	r3, r0
 80099e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80099e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}

080099ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80099ee:	b580      	push	{r7, lr}
 80099f0:	b084      	sub	sp, #16
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
 80099f6:	460b      	mov	r3, r1
 80099f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80099fa:	2300      	movs	r3, #0
 80099fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	78fa      	ldrb	r2, [r7, #3]
 8009a08:	4611      	mov	r1, r2
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	4798      	blx	r3
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d001      	beq.n	8009a18 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009a14:	2303      	movs	r3, #3
 8009a16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3710      	adds	r7, #16
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009a22:	b580      	push	{r7, lr}
 8009a24:	b084      	sub	sp, #16
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a32:	6839      	ldr	r1, [r7, #0]
 8009a34:	4618      	mov	r0, r3
 8009a36:	f001 f932 	bl	800ac9e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009a48:	461a      	mov	r2, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a56:	f003 031f 	and.w	r3, r3, #31
 8009a5a:	2b02      	cmp	r3, #2
 8009a5c:	d01a      	beq.n	8009a94 <USBD_LL_SetupStage+0x72>
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	d822      	bhi.n	8009aa8 <USBD_LL_SetupStage+0x86>
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d002      	beq.n	8009a6c <USBD_LL_SetupStage+0x4a>
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d00a      	beq.n	8009a80 <USBD_LL_SetupStage+0x5e>
 8009a6a:	e01d      	b.n	8009aa8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a72:	4619      	mov	r1, r3
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fb5f 	bl	800a138 <USBD_StdDevReq>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009a7e:	e020      	b.n	8009ac2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a86:	4619      	mov	r1, r3
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fbc7 	bl	800a21c <USBD_StdItfReq>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	73fb      	strb	r3, [r7, #15]
      break;
 8009a92:	e016      	b.n	8009ac2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 fc29 	bl	800a2f4 <USBD_StdEPReq>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	73fb      	strb	r3, [r7, #15]
      break;
 8009aa6:	e00c      	b.n	8009ac2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009aae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f004 feaa 	bl	800e810 <USBD_LL_StallEP>
 8009abc:	4603      	mov	r3, r0
 8009abe:	73fb      	strb	r3, [r7, #15]
      break;
 8009ac0:	bf00      	nop
  }

  return ret;
 8009ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b086      	sub	sp, #24
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	460b      	mov	r3, r1
 8009ad6:	607a      	str	r2, [r7, #4]
 8009ad8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ada:	2300      	movs	r3, #0
 8009adc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009ade:	7afb      	ldrb	r3, [r7, #11]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d16e      	bne.n	8009bc2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009aea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	f040 8098 	bne.w	8009c28 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	689a      	ldr	r2, [r3, #8]
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d913      	bls.n	8009b2c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	689a      	ldr	r2, [r3, #8]
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	1ad2      	subs	r2, r2, r3
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	68da      	ldr	r2, [r3, #12]
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	bf28      	it	cs
 8009b1e:	4613      	movcs	r3, r2
 8009b20:	461a      	mov	r2, r3
 8009b22:	6879      	ldr	r1, [r7, #4]
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f001 f9ae 	bl	800ae86 <USBD_CtlContinueRx>
 8009b2a:	e07d      	b.n	8009c28 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009b32:	f003 031f 	and.w	r3, r3, #31
 8009b36:	2b02      	cmp	r3, #2
 8009b38:	d014      	beq.n	8009b64 <USBD_LL_DataOutStage+0x98>
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d81d      	bhi.n	8009b7a <USBD_LL_DataOutStage+0xae>
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d002      	beq.n	8009b48 <USBD_LL_DataOutStage+0x7c>
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d003      	beq.n	8009b4e <USBD_LL_DataOutStage+0x82>
 8009b46:	e018      	b.n	8009b7a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	75bb      	strb	r3, [r7, #22]
            break;
 8009b4c:	e018      	b.n	8009b80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	4619      	mov	r1, r3
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f000 fa5e 	bl	800a01a <USBD_CoreFindIF>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	75bb      	strb	r3, [r7, #22]
            break;
 8009b62:	e00d      	b.n	8009b80 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	68f8      	ldr	r0, [r7, #12]
 8009b70:	f000 fa60 	bl	800a034 <USBD_CoreFindEP>
 8009b74:	4603      	mov	r3, r0
 8009b76:	75bb      	strb	r3, [r7, #22]
            break;
 8009b78:	e002      	b.n	8009b80 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	75bb      	strb	r3, [r7, #22]
            break;
 8009b7e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009b80:	7dbb      	ldrb	r3, [r7, #22]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d119      	bne.n	8009bba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b8c:	b2db      	uxtb	r3, r3
 8009b8e:	2b03      	cmp	r3, #3
 8009b90:	d113      	bne.n	8009bba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009b92:	7dba      	ldrb	r2, [r7, #22]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	32ae      	adds	r2, #174	; 0xae
 8009b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00b      	beq.n	8009bba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009ba2:	7dba      	ldrb	r2, [r7, #22]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009baa:	7dba      	ldrb	r2, [r7, #22]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	32ae      	adds	r2, #174	; 0xae
 8009bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f001 f974 	bl	800aea8 <USBD_CtlSendStatus>
 8009bc0:	e032      	b.n	8009c28 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009bc2:	7afb      	ldrb	r3, [r7, #11]
 8009bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	4619      	mov	r1, r3
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f000 fa31 	bl	800a034 <USBD_CoreFindEP>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bd6:	7dbb      	ldrb	r3, [r7, #22]
 8009bd8:	2bff      	cmp	r3, #255	; 0xff
 8009bda:	d025      	beq.n	8009c28 <USBD_LL_DataOutStage+0x15c>
 8009bdc:	7dbb      	ldrb	r3, [r7, #22]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d122      	bne.n	8009c28 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009be8:	b2db      	uxtb	r3, r3
 8009bea:	2b03      	cmp	r3, #3
 8009bec:	d117      	bne.n	8009c1e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009bee:	7dba      	ldrb	r2, [r7, #22]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	32ae      	adds	r2, #174	; 0xae
 8009bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00f      	beq.n	8009c1e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009bfe:	7dba      	ldrb	r2, [r7, #22]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009c06:	7dba      	ldrb	r2, [r7, #22]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	32ae      	adds	r2, #174	; 0xae
 8009c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c10:	699b      	ldr	r3, [r3, #24]
 8009c12:	7afa      	ldrb	r2, [r7, #11]
 8009c14:	4611      	mov	r1, r2
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	4798      	blx	r3
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009c1e:	7dfb      	ldrb	r3, [r7, #23]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d001      	beq.n	8009c28 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
 8009c26:	e000      	b.n	8009c2a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3718      	adds	r7, #24
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b086      	sub	sp, #24
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	60f8      	str	r0, [r7, #12]
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	607a      	str	r2, [r7, #4]
 8009c3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009c40:	7afb      	ldrb	r3, [r7, #11]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d16f      	bne.n	8009d26 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	3314      	adds	r3, #20
 8009c4a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c52:	2b02      	cmp	r3, #2
 8009c54:	d15a      	bne.n	8009d0c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	689a      	ldr	r2, [r3, #8]
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d914      	bls.n	8009c8c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	689a      	ldr	r2, [r3, #8]
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	1ad2      	subs	r2, r2, r3
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	461a      	mov	r2, r3
 8009c76:	6879      	ldr	r1, [r7, #4]
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f001 f8d6 	bl	800ae2a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c7e:	2300      	movs	r3, #0
 8009c80:	2200      	movs	r2, #0
 8009c82:	2100      	movs	r1, #0
 8009c84:	68f8      	ldr	r0, [r7, #12]
 8009c86:	f004 fe6d 	bl	800e964 <USBD_LL_PrepareReceive>
 8009c8a:	e03f      	b.n	8009d0c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	68da      	ldr	r2, [r3, #12]
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d11c      	bne.n	8009cd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	685a      	ldr	r2, [r3, #4]
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d316      	bcc.n	8009cd2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d20f      	bcs.n	8009cd2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f001 f8b7 	bl	800ae2a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	2100      	movs	r1, #0
 8009cca:	68f8      	ldr	r0, [r7, #12]
 8009ccc:	f004 fe4a 	bl	800e964 <USBD_LL_PrepareReceive>
 8009cd0:	e01c      	b.n	8009d0c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b03      	cmp	r3, #3
 8009cdc:	d10f      	bne.n	8009cfe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ce4:	68db      	ldr	r3, [r3, #12]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d009      	beq.n	8009cfe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009cfe:	2180      	movs	r1, #128	; 0x80
 8009d00:	68f8      	ldr	r0, [r7, #12]
 8009d02:	f004 fd85 	bl	800e810 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009d06:	68f8      	ldr	r0, [r7, #12]
 8009d08:	f001 f8e1 	bl	800aece <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d03a      	beq.n	8009d8c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f7ff fe42 	bl	80099a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009d24:	e032      	b.n	8009d8c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009d26:	7afb      	ldrb	r3, [r7, #11]
 8009d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	4619      	mov	r1, r3
 8009d30:	68f8      	ldr	r0, [r7, #12]
 8009d32:	f000 f97f 	bl	800a034 <USBD_CoreFindEP>
 8009d36:	4603      	mov	r3, r0
 8009d38:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009d3a:	7dfb      	ldrb	r3, [r7, #23]
 8009d3c:	2bff      	cmp	r3, #255	; 0xff
 8009d3e:	d025      	beq.n	8009d8c <USBD_LL_DataInStage+0x15a>
 8009d40:	7dfb      	ldrb	r3, [r7, #23]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d122      	bne.n	8009d8c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	2b03      	cmp	r3, #3
 8009d50:	d11c      	bne.n	8009d8c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009d52:	7dfa      	ldrb	r2, [r7, #23]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	32ae      	adds	r2, #174	; 0xae
 8009d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d014      	beq.n	8009d8c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009d62:	7dfa      	ldrb	r2, [r7, #23]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009d6a:	7dfa      	ldrb	r2, [r7, #23]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	32ae      	adds	r2, #174	; 0xae
 8009d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	7afa      	ldrb	r2, [r7, #11]
 8009d78:	4611      	mov	r1, r2
 8009d7a:	68f8      	ldr	r0, [r7, #12]
 8009d7c:	4798      	blx	r3
 8009d7e:	4603      	mov	r3, r0
 8009d80:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009d82:	7dbb      	ldrb	r3, [r7, #22]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d001      	beq.n	8009d8c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009d88:	7dbb      	ldrb	r3, [r7, #22]
 8009d8a:	e000      	b.n	8009d8e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009d8c:	2300      	movs	r3, #0
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3718      	adds	r7, #24
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b084      	sub	sp, #16
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2201      	movs	r2, #1
 8009da6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d014      	beq.n	8009dfc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00e      	beq.n	8009dfc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	6852      	ldr	r2, [r2, #4]
 8009dea:	b2d2      	uxtb	r2, r2
 8009dec:	4611      	mov	r1, r2
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	4798      	blx	r3
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d001      	beq.n	8009dfc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009df8:	2303      	movs	r3, #3
 8009dfa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009dfc:	2340      	movs	r3, #64	; 0x40
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2100      	movs	r1, #0
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f004 fcbf 	bl	800e786 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2240      	movs	r2, #64	; 0x40
 8009e14:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009e18:	2340      	movs	r3, #64	; 0x40
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2180      	movs	r1, #128	; 0x80
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f004 fcb1 	bl	800e786 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2201      	movs	r2, #1
 8009e28:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2240      	movs	r2, #64	; 0x40
 8009e2e:	621a      	str	r2, [r3, #32]

  return ret;
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009e3a:	b480      	push	{r7}
 8009e3c:	b083      	sub	sp, #12
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	78fa      	ldrb	r2, [r7, #3]
 8009e4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	370c      	adds	r7, #12
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr

08009e5a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e5a:	b480      	push	{r7}
 8009e5c:	b083      	sub	sp, #12
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2204      	movs	r2, #4
 8009e74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	370c      	adds	r7, #12
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr

08009e86 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e86:	b480      	push	{r7}
 8009e88:	b083      	sub	sp, #12
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	2b04      	cmp	r3, #4
 8009e98:	d106      	bne.n	8009ea8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009ea0:	b2da      	uxtb	r2, r3
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b082      	sub	sp, #8
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	2b03      	cmp	r3, #3
 8009ec8:	d110      	bne.n	8009eec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d00b      	beq.n	8009eec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d005      	beq.n	8009eec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ee6:	69db      	ldr	r3, [r3, #28]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009eec:	2300      	movs	r3, #0
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
 8009efe:	460b      	mov	r3, r1
 8009f00:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	32ae      	adds	r2, #174	; 0xae
 8009f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d101      	bne.n	8009f18 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f14:	2303      	movs	r3, #3
 8009f16:	e01c      	b.n	8009f52 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	2b03      	cmp	r3, #3
 8009f22:	d115      	bne.n	8009f50 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	32ae      	adds	r2, #174	; 0xae
 8009f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f32:	6a1b      	ldr	r3, [r3, #32]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d00b      	beq.n	8009f50 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	32ae      	adds	r2, #174	; 0xae
 8009f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f46:	6a1b      	ldr	r3, [r3, #32]
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	4611      	mov	r1, r2
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b082      	sub	sp, #8
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
 8009f62:	460b      	mov	r3, r1
 8009f64:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	32ae      	adds	r2, #174	; 0xae
 8009f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	e01c      	b.n	8009fb6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	2b03      	cmp	r3, #3
 8009f86:	d115      	bne.n	8009fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	32ae      	adds	r2, #174	; 0xae
 8009f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d00b      	beq.n	8009fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	32ae      	adds	r2, #174	; 0xae
 8009fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fac:	78fa      	ldrb	r2, [r7, #3]
 8009fae:	4611      	mov	r1, r2
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b083      	sub	sp, #12
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b084      	sub	sp, #16
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00e      	beq.n	800a010 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	687a      	ldr	r2, [r7, #4]
 8009ffc:	6852      	ldr	r2, [r2, #4]
 8009ffe:	b2d2      	uxtb	r2, r2
 800a000:	4611      	mov	r1, r2
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	4798      	blx	r3
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d001      	beq.n	800a010 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a00c:	2303      	movs	r3, #3
 800a00e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a010:	7bfb      	ldrb	r3, [r7, #15]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a01a:	b480      	push	{r7}
 800a01c:	b083      	sub	sp, #12
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
 800a022:	460b      	mov	r3, r1
 800a024:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a026:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a028:	4618      	mov	r0, r3
 800a02a:	370c      	adds	r7, #12
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	460b      	mov	r3, r1
 800a03e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a040:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a042:	4618      	mov	r0, r3
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b086      	sub	sp, #24
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
 800a056:	460b      	mov	r3, r1
 800a058:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a062:	2300      	movs	r3, #0
 800a064:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	885b      	ldrh	r3, [r3, #2]
 800a06a:	b29a      	uxth	r2, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	b29b      	uxth	r3, r3
 800a072:	429a      	cmp	r2, r3
 800a074:	d920      	bls.n	800a0b8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a07e:	e013      	b.n	800a0a8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a080:	f107 030a 	add.w	r3, r7, #10
 800a084:	4619      	mov	r1, r3
 800a086:	6978      	ldr	r0, [r7, #20]
 800a088:	f000 f81b 	bl	800a0c2 <USBD_GetNextDesc>
 800a08c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	785b      	ldrb	r3, [r3, #1]
 800a092:	2b05      	cmp	r3, #5
 800a094:	d108      	bne.n	800a0a8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	789b      	ldrb	r3, [r3, #2]
 800a09e:	78fa      	ldrb	r2, [r7, #3]
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d008      	beq.n	800a0b6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	885b      	ldrh	r3, [r3, #2]
 800a0ac:	b29a      	uxth	r2, r3
 800a0ae:	897b      	ldrh	r3, [r7, #10]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d8e5      	bhi.n	800a080 <USBD_GetEpDesc+0x32>
 800a0b4:	e000      	b.n	800a0b8 <USBD_GetEpDesc+0x6a>
          break;
 800a0b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a0b8:	693b      	ldr	r3, [r7, #16]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3718      	adds	r7, #24
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a0c2:	b480      	push	{r7}
 800a0c4:	b085      	sub	sp, #20
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	6078      	str	r0, [r7, #4]
 800a0ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	881a      	ldrh	r2, [r3, #0]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	4413      	add	r3, r2
 800a0dc:	b29a      	uxth	r2, r3
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	781b      	ldrb	r3, [r3, #0]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b087      	sub	sp, #28
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	3301      	adds	r3, #1
 800a112:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	781b      	ldrb	r3, [r3, #0]
 800a118:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a11a:	8a3b      	ldrh	r3, [r7, #16]
 800a11c:	021b      	lsls	r3, r3, #8
 800a11e:	b21a      	sxth	r2, r3
 800a120:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a124:	4313      	orrs	r3, r2
 800a126:	b21b      	sxth	r3, r3
 800a128:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a12a:	89fb      	ldrh	r3, [r7, #14]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	371c      	adds	r7, #28
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a142:	2300      	movs	r3, #0
 800a144:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a14e:	2b40      	cmp	r3, #64	; 0x40
 800a150:	d005      	beq.n	800a15e <USBD_StdDevReq+0x26>
 800a152:	2b40      	cmp	r3, #64	; 0x40
 800a154:	d857      	bhi.n	800a206 <USBD_StdDevReq+0xce>
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00f      	beq.n	800a17a <USBD_StdDevReq+0x42>
 800a15a:	2b20      	cmp	r3, #32
 800a15c:	d153      	bne.n	800a206 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	32ae      	adds	r2, #174	; 0xae
 800a168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	6839      	ldr	r1, [r7, #0]
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	4798      	blx	r3
 800a174:	4603      	mov	r3, r0
 800a176:	73fb      	strb	r3, [r7, #15]
      break;
 800a178:	e04a      	b.n	800a210 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	785b      	ldrb	r3, [r3, #1]
 800a17e:	2b09      	cmp	r3, #9
 800a180:	d83b      	bhi.n	800a1fa <USBD_StdDevReq+0xc2>
 800a182:	a201      	add	r2, pc, #4	; (adr r2, 800a188 <USBD_StdDevReq+0x50>)
 800a184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a188:	0800a1dd 	.word	0x0800a1dd
 800a18c:	0800a1f1 	.word	0x0800a1f1
 800a190:	0800a1fb 	.word	0x0800a1fb
 800a194:	0800a1e7 	.word	0x0800a1e7
 800a198:	0800a1fb 	.word	0x0800a1fb
 800a19c:	0800a1bb 	.word	0x0800a1bb
 800a1a0:	0800a1b1 	.word	0x0800a1b1
 800a1a4:	0800a1fb 	.word	0x0800a1fb
 800a1a8:	0800a1d3 	.word	0x0800a1d3
 800a1ac:	0800a1c5 	.word	0x0800a1c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a1b0:	6839      	ldr	r1, [r7, #0]
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 fa3c 	bl	800a630 <USBD_GetDescriptor>
          break;
 800a1b8:	e024      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a1ba:	6839      	ldr	r1, [r7, #0]
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f000 fbcb 	bl	800a958 <USBD_SetAddress>
          break;
 800a1c2:	e01f      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 fc0a 	bl	800a9e0 <USBD_SetConfig>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	73fb      	strb	r3, [r7, #15]
          break;
 800a1d0:	e018      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a1d2:	6839      	ldr	r1, [r7, #0]
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 fcad 	bl	800ab34 <USBD_GetConfig>
          break;
 800a1da:	e013      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a1dc:	6839      	ldr	r1, [r7, #0]
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f000 fcde 	bl	800aba0 <USBD_GetStatus>
          break;
 800a1e4:	e00e      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a1e6:	6839      	ldr	r1, [r7, #0]
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fd0d 	bl	800ac08 <USBD_SetFeature>
          break;
 800a1ee:	e009      	b.n	800a204 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a1f0:	6839      	ldr	r1, [r7, #0]
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 fd31 	bl	800ac5a <USBD_ClrFeature>
          break;
 800a1f8:	e004      	b.n	800a204 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a1fa:	6839      	ldr	r1, [r7, #0]
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fd88 	bl	800ad12 <USBD_CtlError>
          break;
 800a202:	bf00      	nop
      }
      break;
 800a204:	e004      	b.n	800a210 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a206:	6839      	ldr	r1, [r7, #0]
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fd82 	bl	800ad12 <USBD_CtlError>
      break;
 800a20e:	bf00      	nop
  }

  return ret;
 800a210:	7bfb      	ldrb	r3, [r7, #15]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
 800a21a:	bf00      	nop

0800a21c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a232:	2b40      	cmp	r3, #64	; 0x40
 800a234:	d005      	beq.n	800a242 <USBD_StdItfReq+0x26>
 800a236:	2b40      	cmp	r3, #64	; 0x40
 800a238:	d852      	bhi.n	800a2e0 <USBD_StdItfReq+0xc4>
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d001      	beq.n	800a242 <USBD_StdItfReq+0x26>
 800a23e:	2b20      	cmp	r3, #32
 800a240:	d14e      	bne.n	800a2e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	3b01      	subs	r3, #1
 800a24c:	2b02      	cmp	r3, #2
 800a24e:	d840      	bhi.n	800a2d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	889b      	ldrh	r3, [r3, #4]
 800a254:	b2db      	uxtb	r3, r3
 800a256:	2b01      	cmp	r3, #1
 800a258:	d836      	bhi.n	800a2c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	889b      	ldrh	r3, [r3, #4]
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	4619      	mov	r1, r3
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f7ff fed9 	bl	800a01a <USBD_CoreFindIF>
 800a268:	4603      	mov	r3, r0
 800a26a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a26c:	7bbb      	ldrb	r3, [r7, #14]
 800a26e:	2bff      	cmp	r3, #255	; 0xff
 800a270:	d01d      	beq.n	800a2ae <USBD_StdItfReq+0x92>
 800a272:	7bbb      	ldrb	r3, [r7, #14]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d11a      	bne.n	800a2ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a278:	7bba      	ldrb	r2, [r7, #14]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	32ae      	adds	r2, #174	; 0xae
 800a27e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00f      	beq.n	800a2a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a288:	7bba      	ldrb	r2, [r7, #14]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a290:	7bba      	ldrb	r2, [r7, #14]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	32ae      	adds	r2, #174	; 0xae
 800a296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	6839      	ldr	r1, [r7, #0]
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	4798      	blx	r3
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2a6:	e004      	b.n	800a2b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a2a8:	2303      	movs	r3, #3
 800a2aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a2ac:	e001      	b.n	800a2b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a2ae:	2303      	movs	r3, #3
 800a2b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	88db      	ldrh	r3, [r3, #6]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d110      	bne.n	800a2dc <USBD_StdItfReq+0xc0>
 800a2ba:	7bfb      	ldrb	r3, [r7, #15]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10d      	bne.n	800a2dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f000 fdf1 	bl	800aea8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a2c6:	e009      	b.n	800a2dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a2c8:	6839      	ldr	r1, [r7, #0]
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fd21 	bl	800ad12 <USBD_CtlError>
          break;
 800a2d0:	e004      	b.n	800a2dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a2d2:	6839      	ldr	r1, [r7, #0]
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f000 fd1c 	bl	800ad12 <USBD_CtlError>
          break;
 800a2da:	e000      	b.n	800a2de <USBD_StdItfReq+0xc2>
          break;
 800a2dc:	bf00      	nop
      }
      break;
 800a2de:	e004      	b.n	800a2ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a2e0:	6839      	ldr	r1, [r7, #0]
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 fd15 	bl	800ad12 <USBD_CtlError>
      break;
 800a2e8:	bf00      	nop
  }

  return ret;
 800a2ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a2fe:	2300      	movs	r3, #0
 800a300:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	889b      	ldrh	r3, [r3, #4]
 800a306:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a310:	2b40      	cmp	r3, #64	; 0x40
 800a312:	d007      	beq.n	800a324 <USBD_StdEPReq+0x30>
 800a314:	2b40      	cmp	r3, #64	; 0x40
 800a316:	f200 817f 	bhi.w	800a618 <USBD_StdEPReq+0x324>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d02a      	beq.n	800a374 <USBD_StdEPReq+0x80>
 800a31e:	2b20      	cmp	r3, #32
 800a320:	f040 817a 	bne.w	800a618 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a324:	7bbb      	ldrb	r3, [r7, #14]
 800a326:	4619      	mov	r1, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f7ff fe83 	bl	800a034 <USBD_CoreFindEP>
 800a32e:	4603      	mov	r3, r0
 800a330:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a332:	7b7b      	ldrb	r3, [r7, #13]
 800a334:	2bff      	cmp	r3, #255	; 0xff
 800a336:	f000 8174 	beq.w	800a622 <USBD_StdEPReq+0x32e>
 800a33a:	7b7b      	ldrb	r3, [r7, #13]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f040 8170 	bne.w	800a622 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a342:	7b7a      	ldrb	r2, [r7, #13]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a34a:	7b7a      	ldrb	r2, [r7, #13]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	32ae      	adds	r2, #174	; 0xae
 800a350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	2b00      	cmp	r3, #0
 800a358:	f000 8163 	beq.w	800a622 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a35c:	7b7a      	ldrb	r2, [r7, #13]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	32ae      	adds	r2, #174	; 0xae
 800a362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	6839      	ldr	r1, [r7, #0]
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	4798      	blx	r3
 800a36e:	4603      	mov	r3, r0
 800a370:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a372:	e156      	b.n	800a622 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	785b      	ldrb	r3, [r3, #1]
 800a378:	2b03      	cmp	r3, #3
 800a37a:	d008      	beq.n	800a38e <USBD_StdEPReq+0x9a>
 800a37c:	2b03      	cmp	r3, #3
 800a37e:	f300 8145 	bgt.w	800a60c <USBD_StdEPReq+0x318>
 800a382:	2b00      	cmp	r3, #0
 800a384:	f000 809b 	beq.w	800a4be <USBD_StdEPReq+0x1ca>
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d03c      	beq.n	800a406 <USBD_StdEPReq+0x112>
 800a38c:	e13e      	b.n	800a60c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b02      	cmp	r3, #2
 800a398:	d002      	beq.n	800a3a0 <USBD_StdEPReq+0xac>
 800a39a:	2b03      	cmp	r3, #3
 800a39c:	d016      	beq.n	800a3cc <USBD_StdEPReq+0xd8>
 800a39e:	e02c      	b.n	800a3fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3a0:	7bbb      	ldrb	r3, [r7, #14]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d00d      	beq.n	800a3c2 <USBD_StdEPReq+0xce>
 800a3a6:	7bbb      	ldrb	r3, [r7, #14]
 800a3a8:	2b80      	cmp	r3, #128	; 0x80
 800a3aa:	d00a      	beq.n	800a3c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3ac:	7bbb      	ldrb	r3, [r7, #14]
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f004 fa2d 	bl	800e810 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3b6:	2180      	movs	r1, #128	; 0x80
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f004 fa29 	bl	800e810 <USBD_LL_StallEP>
 800a3be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3c0:	e020      	b.n	800a404 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a3c2:	6839      	ldr	r1, [r7, #0]
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 fca4 	bl	800ad12 <USBD_CtlError>
              break;
 800a3ca:	e01b      	b.n	800a404 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	885b      	ldrh	r3, [r3, #2]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d10e      	bne.n	800a3f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a3d4:	7bbb      	ldrb	r3, [r7, #14]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d00b      	beq.n	800a3f2 <USBD_StdEPReq+0xfe>
 800a3da:	7bbb      	ldrb	r3, [r7, #14]
 800a3dc:	2b80      	cmp	r3, #128	; 0x80
 800a3de:	d008      	beq.n	800a3f2 <USBD_StdEPReq+0xfe>
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	88db      	ldrh	r3, [r3, #6]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d104      	bne.n	800a3f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3e8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f004 fa0f 	bl	800e810 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 fd58 	bl	800aea8 <USBD_CtlSendStatus>

              break;
 800a3f8:	e004      	b.n	800a404 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a3fa:	6839      	ldr	r1, [r7, #0]
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fc88 	bl	800ad12 <USBD_CtlError>
              break;
 800a402:	bf00      	nop
          }
          break;
 800a404:	e107      	b.n	800a616 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	2b02      	cmp	r3, #2
 800a410:	d002      	beq.n	800a418 <USBD_StdEPReq+0x124>
 800a412:	2b03      	cmp	r3, #3
 800a414:	d016      	beq.n	800a444 <USBD_StdEPReq+0x150>
 800a416:	e04b      	b.n	800a4b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a418:	7bbb      	ldrb	r3, [r7, #14]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00d      	beq.n	800a43a <USBD_StdEPReq+0x146>
 800a41e:	7bbb      	ldrb	r3, [r7, #14]
 800a420:	2b80      	cmp	r3, #128	; 0x80
 800a422:	d00a      	beq.n	800a43a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a424:	7bbb      	ldrb	r3, [r7, #14]
 800a426:	4619      	mov	r1, r3
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f004 f9f1 	bl	800e810 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a42e:	2180      	movs	r1, #128	; 0x80
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f004 f9ed 	bl	800e810 <USBD_LL_StallEP>
 800a436:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a438:	e040      	b.n	800a4bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a43a:	6839      	ldr	r1, [r7, #0]
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f000 fc68 	bl	800ad12 <USBD_CtlError>
              break;
 800a442:	e03b      	b.n	800a4bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	885b      	ldrh	r3, [r3, #2]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d136      	bne.n	800a4ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a44c:	7bbb      	ldrb	r3, [r7, #14]
 800a44e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a452:	2b00      	cmp	r3, #0
 800a454:	d004      	beq.n	800a460 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a456:	7bbb      	ldrb	r3, [r7, #14]
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f004 f9f7 	bl	800e84e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 fd21 	bl	800aea8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a466:	7bbb      	ldrb	r3, [r7, #14]
 800a468:	4619      	mov	r1, r3
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7ff fde2 	bl	800a034 <USBD_CoreFindEP>
 800a470:	4603      	mov	r3, r0
 800a472:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a474:	7b7b      	ldrb	r3, [r7, #13]
 800a476:	2bff      	cmp	r3, #255	; 0xff
 800a478:	d01f      	beq.n	800a4ba <USBD_StdEPReq+0x1c6>
 800a47a:	7b7b      	ldrb	r3, [r7, #13]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d11c      	bne.n	800a4ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a480:	7b7a      	ldrb	r2, [r7, #13]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a488:	7b7a      	ldrb	r2, [r7, #13]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	32ae      	adds	r2, #174	; 0xae
 800a48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d010      	beq.n	800a4ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a498:	7b7a      	ldrb	r2, [r7, #13]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	32ae      	adds	r2, #174	; 0xae
 800a49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	6839      	ldr	r1, [r7, #0]
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	4798      	blx	r3
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a4ae:	e004      	b.n	800a4ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a4b0:	6839      	ldr	r1, [r7, #0]
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 fc2d 	bl	800ad12 <USBD_CtlError>
              break;
 800a4b8:	e000      	b.n	800a4bc <USBD_StdEPReq+0x1c8>
              break;
 800a4ba:	bf00      	nop
          }
          break;
 800a4bc:	e0ab      	b.n	800a616 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	d002      	beq.n	800a4d0 <USBD_StdEPReq+0x1dc>
 800a4ca:	2b03      	cmp	r3, #3
 800a4cc:	d032      	beq.n	800a534 <USBD_StdEPReq+0x240>
 800a4ce:	e097      	b.n	800a600 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a4d0:	7bbb      	ldrb	r3, [r7, #14]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d007      	beq.n	800a4e6 <USBD_StdEPReq+0x1f2>
 800a4d6:	7bbb      	ldrb	r3, [r7, #14]
 800a4d8:	2b80      	cmp	r3, #128	; 0x80
 800a4da:	d004      	beq.n	800a4e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fc17 	bl	800ad12 <USBD_CtlError>
                break;
 800a4e4:	e091      	b.n	800a60a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	da0b      	bge.n	800a506 <USBD_StdEPReq+0x212>
 800a4ee:	7bbb      	ldrb	r3, [r7, #14]
 800a4f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	009b      	lsls	r3, r3, #2
 800a4f8:	4413      	add	r3, r2
 800a4fa:	009b      	lsls	r3, r3, #2
 800a4fc:	3310      	adds	r3, #16
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	4413      	add	r3, r2
 800a502:	3304      	adds	r3, #4
 800a504:	e00b      	b.n	800a51e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a506:	7bbb      	ldrb	r3, [r7, #14]
 800a508:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a50c:	4613      	mov	r3, r2
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4413      	add	r3, r2
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	4413      	add	r3, r2
 800a51c:	3304      	adds	r3, #4
 800a51e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	2200      	movs	r2, #0
 800a524:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	2202      	movs	r2, #2
 800a52a:	4619      	mov	r1, r3
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 fc61 	bl	800adf4 <USBD_CtlSendData>
              break;
 800a532:	e06a      	b.n	800a60a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a534:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	da11      	bge.n	800a560 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a53c:	7bbb      	ldrb	r3, [r7, #14]
 800a53e:	f003 020f 	and.w	r2, r3, #15
 800a542:	6879      	ldr	r1, [r7, #4]
 800a544:	4613      	mov	r3, r2
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	4413      	add	r3, r2
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	440b      	add	r3, r1
 800a54e:	3324      	adds	r3, #36	; 0x24
 800a550:	881b      	ldrh	r3, [r3, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d117      	bne.n	800a586 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a556:	6839      	ldr	r1, [r7, #0]
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 fbda 	bl	800ad12 <USBD_CtlError>
                  break;
 800a55e:	e054      	b.n	800a60a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a560:	7bbb      	ldrb	r3, [r7, #14]
 800a562:	f003 020f 	and.w	r2, r3, #15
 800a566:	6879      	ldr	r1, [r7, #4]
 800a568:	4613      	mov	r3, r2
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	4413      	add	r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	440b      	add	r3, r1
 800a572:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a576:	881b      	ldrh	r3, [r3, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d104      	bne.n	800a586 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a57c:	6839      	ldr	r1, [r7, #0]
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 fbc7 	bl	800ad12 <USBD_CtlError>
                  break;
 800a584:	e041      	b.n	800a60a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a586:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	da0b      	bge.n	800a5a6 <USBD_StdEPReq+0x2b2>
 800a58e:	7bbb      	ldrb	r3, [r7, #14]
 800a590:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a594:	4613      	mov	r3, r2
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	4413      	add	r3, r2
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	3310      	adds	r3, #16
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	e00b      	b.n	800a5be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5a6:	7bbb      	ldrb	r3, [r7, #14]
 800a5a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5ac:	4613      	mov	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4413      	add	r3, r2
 800a5b2:	009b      	lsls	r3, r3, #2
 800a5b4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	4413      	add	r3, r2
 800a5bc:	3304      	adds	r3, #4
 800a5be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a5c0:	7bbb      	ldrb	r3, [r7, #14]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d002      	beq.n	800a5cc <USBD_StdEPReq+0x2d8>
 800a5c6:	7bbb      	ldrb	r3, [r7, #14]
 800a5c8:	2b80      	cmp	r3, #128	; 0x80
 800a5ca:	d103      	bne.n	800a5d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	601a      	str	r2, [r3, #0]
 800a5d2:	e00e      	b.n	800a5f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a5d4:	7bbb      	ldrb	r3, [r7, #14]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f004 f957 	bl	800e88c <USBD_LL_IsStallEP>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d003      	beq.n	800a5ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	601a      	str	r2, [r3, #0]
 800a5ea:	e002      	b.n	800a5f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2202      	movs	r2, #2
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 fbfb 	bl	800adf4 <USBD_CtlSendData>
              break;
 800a5fe:	e004      	b.n	800a60a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a600:	6839      	ldr	r1, [r7, #0]
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 fb85 	bl	800ad12 <USBD_CtlError>
              break;
 800a608:	bf00      	nop
          }
          break;
 800a60a:	e004      	b.n	800a616 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a60c:	6839      	ldr	r1, [r7, #0]
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fb7f 	bl	800ad12 <USBD_CtlError>
          break;
 800a614:	bf00      	nop
      }
      break;
 800a616:	e005      	b.n	800a624 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fb79 	bl	800ad12 <USBD_CtlError>
      break;
 800a620:	e000      	b.n	800a624 <USBD_StdEPReq+0x330>
      break;
 800a622:	bf00      	nop
  }

  return ret;
 800a624:	7bfb      	ldrb	r3, [r7, #15]
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
	...

0800a630 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a63a:	2300      	movs	r3, #0
 800a63c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a63e:	2300      	movs	r3, #0
 800a640:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a642:	2300      	movs	r3, #0
 800a644:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	885b      	ldrh	r3, [r3, #2]
 800a64a:	0a1b      	lsrs	r3, r3, #8
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	3b01      	subs	r3, #1
 800a650:	2b0e      	cmp	r3, #14
 800a652:	f200 8152 	bhi.w	800a8fa <USBD_GetDescriptor+0x2ca>
 800a656:	a201      	add	r2, pc, #4	; (adr r2, 800a65c <USBD_GetDescriptor+0x2c>)
 800a658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a65c:	0800a6cd 	.word	0x0800a6cd
 800a660:	0800a6e5 	.word	0x0800a6e5
 800a664:	0800a725 	.word	0x0800a725
 800a668:	0800a8fb 	.word	0x0800a8fb
 800a66c:	0800a8fb 	.word	0x0800a8fb
 800a670:	0800a89b 	.word	0x0800a89b
 800a674:	0800a8c7 	.word	0x0800a8c7
 800a678:	0800a8fb 	.word	0x0800a8fb
 800a67c:	0800a8fb 	.word	0x0800a8fb
 800a680:	0800a8fb 	.word	0x0800a8fb
 800a684:	0800a8fb 	.word	0x0800a8fb
 800a688:	0800a8fb 	.word	0x0800a8fb
 800a68c:	0800a8fb 	.word	0x0800a8fb
 800a690:	0800a8fb 	.word	0x0800a8fb
 800a694:	0800a699 	.word	0x0800a699
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a69e:	69db      	ldr	r3, [r3, #28]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00b      	beq.n	800a6bc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6aa:	69db      	ldr	r3, [r3, #28]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	7c12      	ldrb	r2, [r2, #16]
 800a6b0:	f107 0108 	add.w	r1, r7, #8
 800a6b4:	4610      	mov	r0, r2
 800a6b6:	4798      	blx	r3
 800a6b8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6ba:	e126      	b.n	800a90a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f000 fb27 	bl	800ad12 <USBD_CtlError>
        err++;
 800a6c4:	7afb      	ldrb	r3, [r7, #11]
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	72fb      	strb	r3, [r7, #11]
      break;
 800a6ca:	e11e      	b.n	800a90a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	7c12      	ldrb	r2, [r2, #16]
 800a6d8:	f107 0108 	add.w	r1, r7, #8
 800a6dc:	4610      	mov	r0, r2
 800a6de:	4798      	blx	r3
 800a6e0:	60f8      	str	r0, [r7, #12]
      break;
 800a6e2:	e112      	b.n	800a90a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	7c1b      	ldrb	r3, [r3, #16]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d10d      	bne.n	800a708 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6f4:	f107 0208 	add.w	r2, r7, #8
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	4798      	blx	r3
 800a6fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3301      	adds	r3, #1
 800a702:	2202      	movs	r2, #2
 800a704:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a706:	e100      	b.n	800a90a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a70e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a710:	f107 0208 	add.w	r2, r7, #8
 800a714:	4610      	mov	r0, r2
 800a716:	4798      	blx	r3
 800a718:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	3301      	adds	r3, #1
 800a71e:	2202      	movs	r2, #2
 800a720:	701a      	strb	r2, [r3, #0]
      break;
 800a722:	e0f2      	b.n	800a90a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	885b      	ldrh	r3, [r3, #2]
 800a728:	b2db      	uxtb	r3, r3
 800a72a:	2b05      	cmp	r3, #5
 800a72c:	f200 80ac 	bhi.w	800a888 <USBD_GetDescriptor+0x258>
 800a730:	a201      	add	r2, pc, #4	; (adr r2, 800a738 <USBD_GetDescriptor+0x108>)
 800a732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a736:	bf00      	nop
 800a738:	0800a751 	.word	0x0800a751
 800a73c:	0800a785 	.word	0x0800a785
 800a740:	0800a7b9 	.word	0x0800a7b9
 800a744:	0800a7ed 	.word	0x0800a7ed
 800a748:	0800a821 	.word	0x0800a821
 800a74c:	0800a855 	.word	0x0800a855
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d00b      	beq.n	800a774 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	7c12      	ldrb	r2, [r2, #16]
 800a768:	f107 0108 	add.w	r1, r7, #8
 800a76c:	4610      	mov	r0, r2
 800a76e:	4798      	blx	r3
 800a770:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a772:	e091      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a774:	6839      	ldr	r1, [r7, #0]
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 facb 	bl	800ad12 <USBD_CtlError>
            err++;
 800a77c:	7afb      	ldrb	r3, [r7, #11]
 800a77e:	3301      	adds	r3, #1
 800a780:	72fb      	strb	r3, [r7, #11]
          break;
 800a782:	e089      	b.n	800a898 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a78a:	689b      	ldr	r3, [r3, #8]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00b      	beq.n	800a7a8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a796:	689b      	ldr	r3, [r3, #8]
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	7c12      	ldrb	r2, [r2, #16]
 800a79c:	f107 0108 	add.w	r1, r7, #8
 800a7a0:	4610      	mov	r0, r2
 800a7a2:	4798      	blx	r3
 800a7a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7a6:	e077      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7a8:	6839      	ldr	r1, [r7, #0]
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 fab1 	bl	800ad12 <USBD_CtlError>
            err++;
 800a7b0:	7afb      	ldrb	r3, [r7, #11]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7b6:	e06f      	b.n	800a898 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00b      	beq.n	800a7dc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	7c12      	ldrb	r2, [r2, #16]
 800a7d0:	f107 0108 	add.w	r1, r7, #8
 800a7d4:	4610      	mov	r0, r2
 800a7d6:	4798      	blx	r3
 800a7d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7da:	e05d      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7dc:	6839      	ldr	r1, [r7, #0]
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 fa97 	bl	800ad12 <USBD_CtlError>
            err++;
 800a7e4:	7afb      	ldrb	r3, [r7, #11]
 800a7e6:	3301      	adds	r3, #1
 800a7e8:	72fb      	strb	r3, [r7, #11]
          break;
 800a7ea:	e055      	b.n	800a898 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7f2:	691b      	ldr	r3, [r3, #16]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d00b      	beq.n	800a810 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	7c12      	ldrb	r2, [r2, #16]
 800a804:	f107 0108 	add.w	r1, r7, #8
 800a808:	4610      	mov	r0, r2
 800a80a:	4798      	blx	r3
 800a80c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a80e:	e043      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a810:	6839      	ldr	r1, [r7, #0]
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 fa7d 	bl	800ad12 <USBD_CtlError>
            err++;
 800a818:	7afb      	ldrb	r3, [r7, #11]
 800a81a:	3301      	adds	r3, #1
 800a81c:	72fb      	strb	r3, [r7, #11]
          break;
 800a81e:	e03b      	b.n	800a898 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a826:	695b      	ldr	r3, [r3, #20]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d00b      	beq.n	800a844 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a832:	695b      	ldr	r3, [r3, #20]
 800a834:	687a      	ldr	r2, [r7, #4]
 800a836:	7c12      	ldrb	r2, [r2, #16]
 800a838:	f107 0108 	add.w	r1, r7, #8
 800a83c:	4610      	mov	r0, r2
 800a83e:	4798      	blx	r3
 800a840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a842:	e029      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a844:	6839      	ldr	r1, [r7, #0]
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 fa63 	bl	800ad12 <USBD_CtlError>
            err++;
 800a84c:	7afb      	ldrb	r3, [r7, #11]
 800a84e:	3301      	adds	r3, #1
 800a850:	72fb      	strb	r3, [r7, #11]
          break;
 800a852:	e021      	b.n	800a898 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a85a:	699b      	ldr	r3, [r3, #24]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d00b      	beq.n	800a878 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a866:	699b      	ldr	r3, [r3, #24]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	7c12      	ldrb	r2, [r2, #16]
 800a86c:	f107 0108 	add.w	r1, r7, #8
 800a870:	4610      	mov	r0, r2
 800a872:	4798      	blx	r3
 800a874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a876:	e00f      	b.n	800a898 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a878:	6839      	ldr	r1, [r7, #0]
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 fa49 	bl	800ad12 <USBD_CtlError>
            err++;
 800a880:	7afb      	ldrb	r3, [r7, #11]
 800a882:	3301      	adds	r3, #1
 800a884:	72fb      	strb	r3, [r7, #11]
          break;
 800a886:	e007      	b.n	800a898 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a888:	6839      	ldr	r1, [r7, #0]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fa41 	bl	800ad12 <USBD_CtlError>
          err++;
 800a890:	7afb      	ldrb	r3, [r7, #11]
 800a892:	3301      	adds	r3, #1
 800a894:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a896:	bf00      	nop
      }
      break;
 800a898:	e037      	b.n	800a90a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	7c1b      	ldrb	r3, [r3, #16]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d109      	bne.n	800a8b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8aa:	f107 0208 	add.w	r2, r7, #8
 800a8ae:	4610      	mov	r0, r2
 800a8b0:	4798      	blx	r3
 800a8b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8b4:	e029      	b.n	800a90a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a8b6:	6839      	ldr	r1, [r7, #0]
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f000 fa2a 	bl	800ad12 <USBD_CtlError>
        err++;
 800a8be:	7afb      	ldrb	r3, [r7, #11]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	72fb      	strb	r3, [r7, #11]
      break;
 800a8c4:	e021      	b.n	800a90a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	7c1b      	ldrb	r3, [r3, #16]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10d      	bne.n	800a8ea <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d6:	f107 0208 	add.w	r2, r7, #8
 800a8da:	4610      	mov	r0, r2
 800a8dc:	4798      	blx	r3
 800a8de:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	2207      	movs	r2, #7
 800a8e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8e8:	e00f      	b.n	800a90a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a8ea:	6839      	ldr	r1, [r7, #0]
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 fa10 	bl	800ad12 <USBD_CtlError>
        err++;
 800a8f2:	7afb      	ldrb	r3, [r7, #11]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	72fb      	strb	r3, [r7, #11]
      break;
 800a8f8:	e007      	b.n	800a90a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fa08 	bl	800ad12 <USBD_CtlError>
      err++;
 800a902:	7afb      	ldrb	r3, [r7, #11]
 800a904:	3301      	adds	r3, #1
 800a906:	72fb      	strb	r3, [r7, #11]
      break;
 800a908:	bf00      	nop
  }

  if (err != 0U)
 800a90a:	7afb      	ldrb	r3, [r7, #11]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d11e      	bne.n	800a94e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	88db      	ldrh	r3, [r3, #6]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d016      	beq.n	800a946 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a918:	893b      	ldrh	r3, [r7, #8]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d00e      	beq.n	800a93c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	88da      	ldrh	r2, [r3, #6]
 800a922:	893b      	ldrh	r3, [r7, #8]
 800a924:	4293      	cmp	r3, r2
 800a926:	bf28      	it	cs
 800a928:	4613      	movcs	r3, r2
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a92e:	893b      	ldrh	r3, [r7, #8]
 800a930:	461a      	mov	r2, r3
 800a932:	68f9      	ldr	r1, [r7, #12]
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fa5d 	bl	800adf4 <USBD_CtlSendData>
 800a93a:	e009      	b.n	800a950 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a93c:	6839      	ldr	r1, [r7, #0]
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 f9e7 	bl	800ad12 <USBD_CtlError>
 800a944:	e004      	b.n	800a950 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f000 faae 	bl	800aea8 <USBD_CtlSendStatus>
 800a94c:	e000      	b.n	800a950 <USBD_GetDescriptor+0x320>
    return;
 800a94e:	bf00      	nop
  }
}
 800a950:	3710      	adds	r7, #16
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop

0800a958 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	889b      	ldrh	r3, [r3, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d131      	bne.n	800a9ce <USBD_SetAddress+0x76>
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	88db      	ldrh	r3, [r3, #6]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d12d      	bne.n	800a9ce <USBD_SetAddress+0x76>
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	885b      	ldrh	r3, [r3, #2]
 800a976:	2b7f      	cmp	r3, #127	; 0x7f
 800a978:	d829      	bhi.n	800a9ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	885b      	ldrh	r3, [r3, #2]
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a984:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	2b03      	cmp	r3, #3
 800a990:	d104      	bne.n	800a99c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 f9bc 	bl	800ad12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a99a:	e01d      	b.n	800a9d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	7bfa      	ldrb	r2, [r7, #15]
 800a9a0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a9a4:	7bfb      	ldrb	r3, [r7, #15]
 800a9a6:	4619      	mov	r1, r3
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f003 ff9b 	bl	800e8e4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 fa7a 	bl	800aea8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d004      	beq.n	800a9c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2202      	movs	r2, #2
 800a9be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9c2:	e009      	b.n	800a9d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9cc:	e004      	b.n	800a9d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a9ce:	6839      	ldr	r1, [r7, #0]
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 f99e 	bl	800ad12 <USBD_CtlError>
  }
}
 800a9d6:	bf00      	nop
 800a9d8:	bf00      	nop
 800a9da:	3710      	adds	r7, #16
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	885b      	ldrh	r3, [r3, #2]
 800a9f2:	b2da      	uxtb	r2, r3
 800a9f4:	4b4e      	ldr	r3, [pc, #312]	; (800ab30 <USBD_SetConfig+0x150>)
 800a9f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a9f8:	4b4d      	ldr	r3, [pc, #308]	; (800ab30 <USBD_SetConfig+0x150>)
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d905      	bls.n	800aa0c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800aa00:	6839      	ldr	r1, [r7, #0]
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 f985 	bl	800ad12 <USBD_CtlError>
    return USBD_FAIL;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	e08c      	b.n	800ab26 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d002      	beq.n	800aa1e <USBD_SetConfig+0x3e>
 800aa18:	2b03      	cmp	r3, #3
 800aa1a:	d029      	beq.n	800aa70 <USBD_SetConfig+0x90>
 800aa1c:	e075      	b.n	800ab0a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aa1e:	4b44      	ldr	r3, [pc, #272]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d020      	beq.n	800aa68 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800aa26:	4b42      	ldr	r3, [pc, #264]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa30:	4b3f      	ldr	r3, [pc, #252]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f7fe ffbd 	bl	80099b6 <USBD_SetClassConfig>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d008      	beq.n	800aa58 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aa46:	6839      	ldr	r1, [r7, #0]
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 f962 	bl	800ad12 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2202      	movs	r2, #2
 800aa52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa56:	e065      	b.n	800ab24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fa25 	bl	800aea8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2203      	movs	r2, #3
 800aa62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aa66:	e05d      	b.n	800ab24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fa1d 	bl	800aea8 <USBD_CtlSendStatus>
      break;
 800aa6e:	e059      	b.n	800ab24 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aa70:	4b2f      	ldr	r3, [pc, #188]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d112      	bne.n	800aa9e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2202      	movs	r2, #2
 800aa7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800aa80:	4b2b      	ldr	r3, [pc, #172]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	461a      	mov	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa8a:	4b29      	ldr	r3, [pc, #164]	; (800ab30 <USBD_SetConfig+0x150>)
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	4619      	mov	r1, r3
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f7fe ffac 	bl	80099ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fa06 	bl	800aea8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa9c:	e042      	b.n	800ab24 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aa9e:	4b24      	ldr	r3, [pc, #144]	; (800ab30 <USBD_SetConfig+0x150>)
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d02a      	beq.n	800ab02 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	b2db      	uxtb	r3, r3
 800aab2:	4619      	mov	r1, r3
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f7fe ff9a 	bl	80099ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aaba:	4b1d      	ldr	r3, [pc, #116]	; (800ab30 <USBD_SetConfig+0x150>)
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	461a      	mov	r2, r3
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aac4:	4b1a      	ldr	r3, [pc, #104]	; (800ab30 <USBD_SetConfig+0x150>)
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	4619      	mov	r1, r3
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f7fe ff73 	bl	80099b6 <USBD_SetClassConfig>
 800aad0:	4603      	mov	r3, r0
 800aad2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00f      	beq.n	800aafa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aada:	6839      	ldr	r1, [r7, #0]
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f000 f918 	bl	800ad12 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	b2db      	uxtb	r3, r3
 800aae8:	4619      	mov	r1, r3
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f7fe ff7f 	bl	80099ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aaf8:	e014      	b.n	800ab24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 f9d4 	bl	800aea8 <USBD_CtlSendStatus>
      break;
 800ab00:	e010      	b.n	800ab24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f000 f9d0 	bl	800aea8 <USBD_CtlSendStatus>
      break;
 800ab08:	e00c      	b.n	800ab24 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ab0a:	6839      	ldr	r1, [r7, #0]
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 f900 	bl	800ad12 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ab12:	4b07      	ldr	r3, [pc, #28]	; (800ab30 <USBD_SetConfig+0x150>)
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	4619      	mov	r1, r3
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f7fe ff68 	bl	80099ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ab1e:	2303      	movs	r3, #3
 800ab20:	73fb      	strb	r3, [r7, #15]
      break;
 800ab22:	bf00      	nop
  }

  return ret;
 800ab24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3710      	adds	r7, #16
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	20000f5c 	.word	0x20000f5c

0800ab34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	88db      	ldrh	r3, [r3, #6]
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d004      	beq.n	800ab50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ab46:	6839      	ldr	r1, [r7, #0]
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f000 f8e2 	bl	800ad12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ab4e:	e023      	b.n	800ab98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab56:	b2db      	uxtb	r3, r3
 800ab58:	2b02      	cmp	r3, #2
 800ab5a:	dc02      	bgt.n	800ab62 <USBD_GetConfig+0x2e>
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	dc03      	bgt.n	800ab68 <USBD_GetConfig+0x34>
 800ab60:	e015      	b.n	800ab8e <USBD_GetConfig+0x5a>
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d00b      	beq.n	800ab7e <USBD_GetConfig+0x4a>
 800ab66:	e012      	b.n	800ab8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	3308      	adds	r3, #8
 800ab72:	2201      	movs	r2, #1
 800ab74:	4619      	mov	r1, r3
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 f93c 	bl	800adf4 <USBD_CtlSendData>
        break;
 800ab7c:	e00c      	b.n	800ab98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	3304      	adds	r3, #4
 800ab82:	2201      	movs	r2, #1
 800ab84:	4619      	mov	r1, r3
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f934 	bl	800adf4 <USBD_CtlSendData>
        break;
 800ab8c:	e004      	b.n	800ab98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ab8e:	6839      	ldr	r1, [r7, #0]
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 f8be 	bl	800ad12 <USBD_CtlError>
        break;
 800ab96:	bf00      	nop
}
 800ab98:	bf00      	nop
 800ab9a:	3708      	adds	r7, #8
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b082      	sub	sp, #8
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abb0:	b2db      	uxtb	r3, r3
 800abb2:	3b01      	subs	r3, #1
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d81e      	bhi.n	800abf6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	88db      	ldrh	r3, [r3, #6]
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	d004      	beq.n	800abca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800abc0:	6839      	ldr	r1, [r7, #0]
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f000 f8a5 	bl	800ad12 <USBD_CtlError>
        break;
 800abc8:	e01a      	b.n	800ac00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2201      	movs	r2, #1
 800abce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d005      	beq.n	800abe6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	f043 0202 	orr.w	r2, r3, #2
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	330c      	adds	r3, #12
 800abea:	2202      	movs	r2, #2
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f000 f900 	bl	800adf4 <USBD_CtlSendData>
      break;
 800abf4:	e004      	b.n	800ac00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800abf6:	6839      	ldr	r1, [r7, #0]
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 f88a 	bl	800ad12 <USBD_CtlError>
      break;
 800abfe:	bf00      	nop
  }
}
 800ac00:	bf00      	nop
 800ac02:	3708      	adds	r7, #8
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
 800ac10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	885b      	ldrh	r3, [r3, #2]
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d107      	bne.n	800ac2a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 f940 	bl	800aea8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ac28:	e013      	b.n	800ac52 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	885b      	ldrh	r3, [r3, #2]
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	d10b      	bne.n	800ac4a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	889b      	ldrh	r3, [r3, #4]
 800ac36:	0a1b      	lsrs	r3, r3, #8
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	b2da      	uxtb	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 f930 	bl	800aea8 <USBD_CtlSendStatus>
}
 800ac48:	e003      	b.n	800ac52 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ac4a:	6839      	ldr	r1, [r7, #0]
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f000 f860 	bl	800ad12 <USBD_CtlError>
}
 800ac52:	bf00      	nop
 800ac54:	3708      	adds	r7, #8
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}

0800ac5a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac5a:	b580      	push	{r7, lr}
 800ac5c:	b082      	sub	sp, #8
 800ac5e:	af00      	add	r7, sp, #0
 800ac60:	6078      	str	r0, [r7, #4]
 800ac62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	d80b      	bhi.n	800ac8a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	885b      	ldrh	r3, [r3, #2]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d10c      	bne.n	800ac94 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 f910 	bl	800aea8 <USBD_CtlSendStatus>
      }
      break;
 800ac88:	e004      	b.n	800ac94 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ac8a:	6839      	ldr	r1, [r7, #0]
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 f840 	bl	800ad12 <USBD_CtlError>
      break;
 800ac92:	e000      	b.n	800ac96 <USBD_ClrFeature+0x3c>
      break;
 800ac94:	bf00      	nop
  }
}
 800ac96:	bf00      	nop
 800ac98:	3708      	adds	r7, #8
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}

0800ac9e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac9e:	b580      	push	{r7, lr}
 800aca0:	b084      	sub	sp, #16
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
 800aca6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	781a      	ldrb	r2, [r3, #0]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	3301      	adds	r3, #1
 800acb8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	781a      	ldrb	r2, [r3, #0]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	3301      	adds	r3, #1
 800acc6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800acc8:	68f8      	ldr	r0, [r7, #12]
 800acca:	f7ff fa17 	bl	800a0fc <SWAPBYTE>
 800acce:	4603      	mov	r3, r0
 800acd0:	461a      	mov	r2, r3
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	3301      	adds	r3, #1
 800acda:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	3301      	adds	r3, #1
 800ace0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ace2:	68f8      	ldr	r0, [r7, #12]
 800ace4:	f7ff fa0a 	bl	800a0fc <SWAPBYTE>
 800ace8:	4603      	mov	r3, r0
 800acea:	461a      	mov	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	3301      	adds	r3, #1
 800acf4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3301      	adds	r3, #1
 800acfa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800acfc:	68f8      	ldr	r0, [r7, #12]
 800acfe:	f7ff f9fd 	bl	800a0fc <SWAPBYTE>
 800ad02:	4603      	mov	r3, r0
 800ad04:	461a      	mov	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	80da      	strh	r2, [r3, #6]
}
 800ad0a:	bf00      	nop
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b082      	sub	sp, #8
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
 800ad1a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad1c:	2180      	movs	r1, #128	; 0x80
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f003 fd76 	bl	800e810 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ad24:	2100      	movs	r1, #0
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f003 fd72 	bl	800e810 <USBD_LL_StallEP>
}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b086      	sub	sp, #24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ad40:	2300      	movs	r3, #0
 800ad42:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d036      	beq.n	800adb8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ad4e:	6938      	ldr	r0, [r7, #16]
 800ad50:	f000 f836 	bl	800adc0 <USBD_GetLen>
 800ad54:	4603      	mov	r3, r0
 800ad56:	3301      	adds	r3, #1
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	005b      	lsls	r3, r3, #1
 800ad5c:	b29a      	uxth	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ad62:	7dfb      	ldrb	r3, [r7, #23]
 800ad64:	68ba      	ldr	r2, [r7, #8]
 800ad66:	4413      	add	r3, r2
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	7812      	ldrb	r2, [r2, #0]
 800ad6c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad6e:	7dfb      	ldrb	r3, [r7, #23]
 800ad70:	3301      	adds	r3, #1
 800ad72:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ad74:	7dfb      	ldrb	r3, [r7, #23]
 800ad76:	68ba      	ldr	r2, [r7, #8]
 800ad78:	4413      	add	r3, r2
 800ad7a:	2203      	movs	r2, #3
 800ad7c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad7e:	7dfb      	ldrb	r3, [r7, #23]
 800ad80:	3301      	adds	r3, #1
 800ad82:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ad84:	e013      	b.n	800adae <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ad86:	7dfb      	ldrb	r3, [r7, #23]
 800ad88:	68ba      	ldr	r2, [r7, #8]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	693a      	ldr	r2, [r7, #16]
 800ad8e:	7812      	ldrb	r2, [r2, #0]
 800ad90:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	3301      	adds	r3, #1
 800ad96:	613b      	str	r3, [r7, #16]
    idx++;
 800ad98:	7dfb      	ldrb	r3, [r7, #23]
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ad9e:	7dfb      	ldrb	r3, [r7, #23]
 800ada0:	68ba      	ldr	r2, [r7, #8]
 800ada2:	4413      	add	r3, r2
 800ada4:	2200      	movs	r2, #0
 800ada6:	701a      	strb	r2, [r3, #0]
    idx++;
 800ada8:	7dfb      	ldrb	r3, [r7, #23]
 800adaa:	3301      	adds	r3, #1
 800adac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d1e7      	bne.n	800ad86 <USBD_GetString+0x52>
 800adb6:	e000      	b.n	800adba <USBD_GetString+0x86>
    return;
 800adb8:	bf00      	nop
  }
}
 800adba:	3718      	adds	r7, #24
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b085      	sub	sp, #20
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800adc8:	2300      	movs	r3, #0
 800adca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800add0:	e005      	b.n	800adde <USBD_GetLen+0x1e>
  {
    len++;
 800add2:	7bfb      	ldrb	r3, [r7, #15]
 800add4:	3301      	adds	r3, #1
 800add6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	3301      	adds	r3, #1
 800addc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1f5      	bne.n	800add2 <USBD_GetLen+0x12>
  }

  return len;
 800ade6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3714      	adds	r7, #20
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2202      	movs	r2, #2
 800ae04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	68ba      	ldr	r2, [r7, #8]
 800ae18:	2100      	movs	r1, #0
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	f003 fd81 	bl	800e922 <USBD_LL_Transmit>

  return USBD_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3710      	adds	r7, #16
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b084      	sub	sp, #16
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	2100      	movs	r1, #0
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f003 fd70 	bl	800e922 <USBD_LL_Transmit>

  return USBD_OK;
 800ae42:	2300      	movs	r3, #0
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3710      	adds	r7, #16
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2203      	movs	r2, #3
 800ae5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	68ba      	ldr	r2, [r7, #8]
 800ae74:	2100      	movs	r1, #0
 800ae76:	68f8      	ldr	r0, [r7, #12]
 800ae78:	f003 fd74 	bl	800e964 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ae86:	b580      	push	{r7, lr}
 800ae88:	b084      	sub	sp, #16
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	60f8      	str	r0, [r7, #12]
 800ae8e:	60b9      	str	r1, [r7, #8]
 800ae90:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	68ba      	ldr	r2, [r7, #8]
 800ae96:	2100      	movs	r1, #0
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f003 fd63 	bl	800e964 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2204      	movs	r2, #4
 800aeb4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aeb8:	2300      	movs	r3, #0
 800aeba:	2200      	movs	r2, #0
 800aebc:	2100      	movs	r1, #0
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f003 fd2f 	bl	800e922 <USBD_LL_Transmit>

  return USBD_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3708      	adds	r7, #8
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b082      	sub	sp, #8
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2205      	movs	r2, #5
 800aeda:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aede:	2300      	movs	r3, #0
 800aee0:	2200      	movs	r2, #0
 800aee2:	2100      	movs	r1, #0
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f003 fd3d 	bl	800e964 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3708      	adds	r7, #8
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aef4:	b480      	push	{r7}
 800aef6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800aef8:	bf00      	nop
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr
	...

0800af04 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800af04:	b480      	push	{r7}
 800af06:	b085      	sub	sp, #20
 800af08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af0a:	f3ef 8305 	mrs	r3, IPSR
 800af0e:	60bb      	str	r3, [r7, #8]
  return(result);
 800af10:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af12:	2b00      	cmp	r3, #0
 800af14:	d10f      	bne.n	800af36 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af16:	f3ef 8310 	mrs	r3, PRIMASK
 800af1a:	607b      	str	r3, [r7, #4]
  return(result);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d105      	bne.n	800af2e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800af22:	f3ef 8311 	mrs	r3, BASEPRI
 800af26:	603b      	str	r3, [r7, #0]
  return(result);
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d007      	beq.n	800af3e <osKernelInitialize+0x3a>
 800af2e:	4b0e      	ldr	r3, [pc, #56]	; (800af68 <osKernelInitialize+0x64>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b02      	cmp	r3, #2
 800af34:	d103      	bne.n	800af3e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800af36:	f06f 0305 	mvn.w	r3, #5
 800af3a:	60fb      	str	r3, [r7, #12]
 800af3c:	e00c      	b.n	800af58 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800af3e:	4b0a      	ldr	r3, [pc, #40]	; (800af68 <osKernelInitialize+0x64>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d105      	bne.n	800af52 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800af46:	4b08      	ldr	r3, [pc, #32]	; (800af68 <osKernelInitialize+0x64>)
 800af48:	2201      	movs	r2, #1
 800af4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800af4c:	2300      	movs	r3, #0
 800af4e:	60fb      	str	r3, [r7, #12]
 800af50:	e002      	b.n	800af58 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800af52:	f04f 33ff 	mov.w	r3, #4294967295
 800af56:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800af58:	68fb      	ldr	r3, [r7, #12]
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3714      	adds	r7, #20
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	20000f60 	.word	0x20000f60

0800af6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af72:	f3ef 8305 	mrs	r3, IPSR
 800af76:	60bb      	str	r3, [r7, #8]
  return(result);
 800af78:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d10f      	bne.n	800af9e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af7e:	f3ef 8310 	mrs	r3, PRIMASK
 800af82:	607b      	str	r3, [r7, #4]
  return(result);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d105      	bne.n	800af96 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800af8a:	f3ef 8311 	mrs	r3, BASEPRI
 800af8e:	603b      	str	r3, [r7, #0]
  return(result);
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d007      	beq.n	800afa6 <osKernelStart+0x3a>
 800af96:	4b0f      	ldr	r3, [pc, #60]	; (800afd4 <osKernelStart+0x68>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	2b02      	cmp	r3, #2
 800af9c:	d103      	bne.n	800afa6 <osKernelStart+0x3a>
    stat = osErrorISR;
 800af9e:	f06f 0305 	mvn.w	r3, #5
 800afa2:	60fb      	str	r3, [r7, #12]
 800afa4:	e010      	b.n	800afc8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800afa6:	4b0b      	ldr	r3, [pc, #44]	; (800afd4 <osKernelStart+0x68>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2b01      	cmp	r3, #1
 800afac:	d109      	bne.n	800afc2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800afae:	f7ff ffa1 	bl	800aef4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800afb2:	4b08      	ldr	r3, [pc, #32]	; (800afd4 <osKernelStart+0x68>)
 800afb4:	2202      	movs	r2, #2
 800afb6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800afb8:	f001 fa2c 	bl	800c414 <vTaskStartScheduler>
      stat = osOK;
 800afbc:	2300      	movs	r3, #0
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	e002      	b.n	800afc8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800afc2:	f04f 33ff 	mov.w	r3, #4294967295
 800afc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800afc8:	68fb      	ldr	r3, [r7, #12]
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	20000f60 	.word	0x20000f60

0800afd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800afd8:	b580      	push	{r7, lr}
 800afda:	b090      	sub	sp, #64	; 0x40
 800afdc:	af04      	add	r7, sp, #16
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800afe4:	2300      	movs	r3, #0
 800afe6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afe8:	f3ef 8305 	mrs	r3, IPSR
 800afec:	61fb      	str	r3, [r7, #28]
  return(result);
 800afee:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f040 808f 	bne.w	800b114 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aff6:	f3ef 8310 	mrs	r3, PRIMASK
 800affa:	61bb      	str	r3, [r7, #24]
  return(result);
 800affc:	69bb      	ldr	r3, [r7, #24]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d105      	bne.n	800b00e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b002:	f3ef 8311 	mrs	r3, BASEPRI
 800b006:	617b      	str	r3, [r7, #20]
  return(result);
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <osThreadNew+0x3e>
 800b00e:	4b44      	ldr	r3, [pc, #272]	; (800b120 <osThreadNew+0x148>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b02      	cmp	r3, #2
 800b014:	d07e      	beq.n	800b114 <osThreadNew+0x13c>
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d07b      	beq.n	800b114 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800b01c:	2380      	movs	r3, #128	; 0x80
 800b01e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b020:	2318      	movs	r3, #24
 800b022:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800b024:	2300      	movs	r3, #0
 800b026:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800b028:	f04f 33ff 	mov.w	r3, #4294967295
 800b02c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d045      	beq.n	800b0c0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d002      	beq.n	800b042 <osThreadNew+0x6a>
        name = attr->name;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	699b      	ldr	r3, [r3, #24]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d002      	beq.n	800b050 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	699b      	ldr	r3, [r3, #24]
 800b04e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b052:	2b00      	cmp	r3, #0
 800b054:	d008      	beq.n	800b068 <osThreadNew+0x90>
 800b056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b058:	2b38      	cmp	r3, #56	; 0x38
 800b05a:	d805      	bhi.n	800b068 <osThreadNew+0x90>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	f003 0301 	and.w	r3, r3, #1
 800b064:	2b00      	cmp	r3, #0
 800b066:	d001      	beq.n	800b06c <osThreadNew+0x94>
        return (NULL);
 800b068:	2300      	movs	r3, #0
 800b06a:	e054      	b.n	800b116 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	695b      	ldr	r3, [r3, #20]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d003      	beq.n	800b07c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	695b      	ldr	r3, [r3, #20]
 800b078:	089b      	lsrs	r3, r3, #2
 800b07a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00e      	beq.n	800b0a2 <osThreadNew+0xca>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	2ba7      	cmp	r3, #167	; 0xa7
 800b08a:	d90a      	bls.n	800b0a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b090:	2b00      	cmp	r3, #0
 800b092:	d006      	beq.n	800b0a2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	695b      	ldr	r3, [r3, #20]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d002      	beq.n	800b0a2 <osThreadNew+0xca>
        mem = 1;
 800b09c:	2301      	movs	r3, #1
 800b09e:	623b      	str	r3, [r7, #32]
 800b0a0:	e010      	b.n	800b0c4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d10c      	bne.n	800b0c4 <osThreadNew+0xec>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d108      	bne.n	800b0c4 <osThreadNew+0xec>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	691b      	ldr	r3, [r3, #16]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d104      	bne.n	800b0c4 <osThreadNew+0xec>
          mem = 0;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	623b      	str	r3, [r7, #32]
 800b0be:	e001      	b.n	800b0c4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b0c4:	6a3b      	ldr	r3, [r7, #32]
 800b0c6:	2b01      	cmp	r3, #1
 800b0c8:	d110      	bne.n	800b0ec <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b0d2:	9202      	str	r2, [sp, #8]
 800b0d4:	9301      	str	r3, [sp, #4]
 800b0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d8:	9300      	str	r3, [sp, #0]
 800b0da:	68bb      	ldr	r3, [r7, #8]
 800b0dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f000 ffa1 	bl	800c028 <xTaskCreateStatic>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	613b      	str	r3, [r7, #16]
 800b0ea:	e013      	b.n	800b114 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800b0ec:	6a3b      	ldr	r3, [r7, #32]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d110      	bne.n	800b114 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0f4:	b29a      	uxth	r2, r3
 800b0f6:	f107 0310 	add.w	r3, r7, #16
 800b0fa:	9301      	str	r3, [sp, #4]
 800b0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0fe:	9300      	str	r3, [sp, #0]
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f000 fff2 	bl	800c0ee <xTaskCreate>
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d001      	beq.n	800b114 <osThreadNew+0x13c>
          hTask = NULL;
 800b110:	2300      	movs	r3, #0
 800b112:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b114:	693b      	ldr	r3, [r7, #16]
}
 800b116:	4618      	mov	r0, r3
 800b118:	3730      	adds	r7, #48	; 0x30
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	20000f60 	.word	0x20000f60

0800b124 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b12c:	f3ef 8305 	mrs	r3, IPSR
 800b130:	613b      	str	r3, [r7, #16]
  return(result);
 800b132:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b134:	2b00      	cmp	r3, #0
 800b136:	d10f      	bne.n	800b158 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b138:	f3ef 8310 	mrs	r3, PRIMASK
 800b13c:	60fb      	str	r3, [r7, #12]
  return(result);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d105      	bne.n	800b150 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b144:	f3ef 8311 	mrs	r3, BASEPRI
 800b148:	60bb      	str	r3, [r7, #8]
  return(result);
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d007      	beq.n	800b160 <osDelay+0x3c>
 800b150:	4b0a      	ldr	r3, [pc, #40]	; (800b17c <osDelay+0x58>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b02      	cmp	r3, #2
 800b156:	d103      	bne.n	800b160 <osDelay+0x3c>
    stat = osErrorISR;
 800b158:	f06f 0305 	mvn.w	r3, #5
 800b15c:	617b      	str	r3, [r7, #20]
 800b15e:	e007      	b.n	800b170 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b160:	2300      	movs	r3, #0
 800b162:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d002      	beq.n	800b170 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f001 f91c 	bl	800c3a8 <vTaskDelay>
    }
  }

  return (stat);
 800b170:	697b      	ldr	r3, [r7, #20]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3718      	adds	r7, #24
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	20000f60 	.word	0x20000f60

0800b180 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f002 fadf 	bl	800d74c <pvTimerGetTimerID>
 800b18e:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d005      	beq.n	800b1a2 <TimerCallback+0x22>
    callb->func (callb->arg);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	68fa      	ldr	r2, [r7, #12]
 800b19c:	6852      	ldr	r2, [r2, #4]
 800b19e:	4610      	mov	r0, r2
 800b1a0:	4798      	blx	r3
  }
}
 800b1a2:	bf00      	nop
 800b1a4:	3710      	adds	r7, #16
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
	...

0800b1ac <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b08e      	sub	sp, #56	; 0x38
 800b1b0:	af02      	add	r7, sp, #8
 800b1b2:	60f8      	str	r0, [r7, #12]
 800b1b4:	607a      	str	r2, [r7, #4]
 800b1b6:	603b      	str	r3, [r7, #0]
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1c0:	f3ef 8305 	mrs	r3, IPSR
 800b1c4:	61bb      	str	r3, [r7, #24]
  return(result);
 800b1c6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d16a      	bne.n	800b2a2 <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1cc:	f3ef 8310 	mrs	r3, PRIMASK
 800b1d0:	617b      	str	r3, [r7, #20]
  return(result);
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d105      	bne.n	800b1e4 <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b1d8:	f3ef 8311 	mrs	r3, BASEPRI
 800b1dc:	613b      	str	r3, [r7, #16]
  return(result);
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d003      	beq.n	800b1ec <osTimerNew+0x40>
 800b1e4:	4b31      	ldr	r3, [pc, #196]	; (800b2ac <osTimerNew+0x100>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	2b02      	cmp	r3, #2
 800b1ea:	d05a      	beq.n	800b2a2 <osTimerNew+0xf6>
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d057      	beq.n	800b2a2 <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800b1f2:	2008      	movs	r0, #8
 800b1f4:	f002 fd06 	bl	800dc04 <pvPortMalloc>
 800b1f8:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800b1fa:	69fb      	ldr	r3, [r7, #28]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d050      	beq.n	800b2a2 <osTimerNew+0xf6>
      callb->func = func;
 800b200:	69fb      	ldr	r3, [r7, #28]
 800b202:	68fa      	ldr	r2, [r7, #12]
 800b204:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800b206:	69fb      	ldr	r3, [r7, #28]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800b20c:	7afb      	ldrb	r3, [r7, #11]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d102      	bne.n	800b218 <osTimerNew+0x6c>
        reload = pdFALSE;
 800b212:	2300      	movs	r3, #0
 800b214:	627b      	str	r3, [r7, #36]	; 0x24
 800b216:	e001      	b.n	800b21c <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800b218:	2301      	movs	r3, #1
 800b21a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800b21c:	f04f 33ff 	mov.w	r3, #4294967295
 800b220:	623b      	str	r3, [r7, #32]
      name = NULL;
 800b222:	2300      	movs	r3, #0
 800b224:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d01c      	beq.n	800b266 <osTimerNew+0xba>
        if (attr->name != NULL) {
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d002      	beq.n	800b23a <osTimerNew+0x8e>
          name = attr->name;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	689b      	ldr	r3, [r3, #8]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d006      	beq.n	800b250 <osTimerNew+0xa4>
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	68db      	ldr	r3, [r3, #12]
 800b246:	2b2b      	cmp	r3, #43	; 0x2b
 800b248:	d902      	bls.n	800b250 <osTimerNew+0xa4>
          mem = 1;
 800b24a:	2301      	movs	r3, #1
 800b24c:	623b      	str	r3, [r7, #32]
 800b24e:	e00c      	b.n	800b26a <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d108      	bne.n	800b26a <osTimerNew+0xbe>
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	68db      	ldr	r3, [r3, #12]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d104      	bne.n	800b26a <osTimerNew+0xbe>
            mem = 0;
 800b260:	2300      	movs	r3, #0
 800b262:	623b      	str	r3, [r7, #32]
 800b264:	e001      	b.n	800b26a <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800b266:	2300      	movs	r3, #0
 800b268:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800b26a:	6a3b      	ldr	r3, [r7, #32]
 800b26c:	2b01      	cmp	r3, #1
 800b26e:	d10c      	bne.n	800b28a <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	689b      	ldr	r3, [r3, #8]
 800b274:	9301      	str	r3, [sp, #4]
 800b276:	4b0e      	ldr	r3, [pc, #56]	; (800b2b0 <osTimerNew+0x104>)
 800b278:	9300      	str	r3, [sp, #0]
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b27e:	2101      	movs	r1, #1
 800b280:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b282:	f001 fed2 	bl	800d02a <xTimerCreateStatic>
 800b286:	62b8      	str	r0, [r7, #40]	; 0x28
 800b288:	e00b      	b.n	800b2a2 <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800b28a:	6a3b      	ldr	r3, [r7, #32]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d108      	bne.n	800b2a2 <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800b290:	4b07      	ldr	r3, [pc, #28]	; (800b2b0 <osTimerNew+0x104>)
 800b292:	9300      	str	r3, [sp, #0]
 800b294:	69fb      	ldr	r3, [r7, #28]
 800b296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b298:	2101      	movs	r1, #1
 800b29a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b29c:	f001 fea4 	bl	800cfe8 <xTimerCreate>
 800b2a0:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800b2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3730      	adds	r7, #48	; 0x30
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}
 800b2ac:	20000f60 	.word	0x20000f60
 800b2b0:	0800b181 	.word	0x0800b181

0800b2b4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08c      	sub	sp, #48	; 0x30
 800b2b8:	af02      	add	r7, sp, #8
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2c4:	f3ef 8305 	mrs	r3, IPSR
 800b2c8:	61bb      	str	r3, [r7, #24]
  return(result);
 800b2ca:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d16f      	bne.n	800b3b0 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b2d0:	f3ef 8310 	mrs	r3, PRIMASK
 800b2d4:	617b      	str	r3, [r7, #20]
  return(result);
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d105      	bne.n	800b2e8 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b2dc:	f3ef 8311 	mrs	r3, BASEPRI
 800b2e0:	613b      	str	r3, [r7, #16]
  return(result);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d003      	beq.n	800b2f0 <osMessageQueueNew+0x3c>
 800b2e8:	4b34      	ldr	r3, [pc, #208]	; (800b3bc <osMessageQueueNew+0x108>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	2b02      	cmp	r3, #2
 800b2ee:	d05f      	beq.n	800b3b0 <osMessageQueueNew+0xfc>
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d05c      	beq.n	800b3b0 <osMessageQueueNew+0xfc>
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d059      	beq.n	800b3b0 <osMessageQueueNew+0xfc>
    mem = -1;
 800b2fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b300:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d029      	beq.n	800b35c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	689b      	ldr	r3, [r3, #8]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d012      	beq.n	800b336 <osMessageQueueNew+0x82>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	68db      	ldr	r3, [r3, #12]
 800b314:	2b4f      	cmp	r3, #79	; 0x4f
 800b316:	d90e      	bls.n	800b336 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d00a      	beq.n	800b336 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	695a      	ldr	r2, [r3, #20]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	68b9      	ldr	r1, [r7, #8]
 800b328:	fb01 f303 	mul.w	r3, r1, r3
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d302      	bcc.n	800b336 <osMessageQueueNew+0x82>
        mem = 1;
 800b330:	2301      	movs	r3, #1
 800b332:	623b      	str	r3, [r7, #32]
 800b334:	e014      	b.n	800b360 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	689b      	ldr	r3, [r3, #8]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d110      	bne.n	800b360 <osMessageQueueNew+0xac>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10c      	bne.n	800b360 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d108      	bne.n	800b360 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	695b      	ldr	r3, [r3, #20]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d104      	bne.n	800b360 <osMessageQueueNew+0xac>
          mem = 0;
 800b356:	2300      	movs	r3, #0
 800b358:	623b      	str	r3, [r7, #32]
 800b35a:	e001      	b.n	800b360 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800b35c:	2300      	movs	r3, #0
 800b35e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	2b01      	cmp	r3, #1
 800b364:	d10b      	bne.n	800b37e <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	691a      	ldr	r2, [r3, #16]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	2100      	movs	r1, #0
 800b370:	9100      	str	r1, [sp, #0]
 800b372:	68b9      	ldr	r1, [r7, #8]
 800b374:	68f8      	ldr	r0, [r7, #12]
 800b376:	f000 f975 	bl	800b664 <xQueueGenericCreateStatic>
 800b37a:	6278      	str	r0, [r7, #36]	; 0x24
 800b37c:	e008      	b.n	800b390 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800b37e:	6a3b      	ldr	r3, [r7, #32]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d105      	bne.n	800b390 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800b384:	2200      	movs	r2, #0
 800b386:	68b9      	ldr	r1, [r7, #8]
 800b388:	68f8      	ldr	r0, [r7, #12]
 800b38a:	f000 f9ed 	bl	800b768 <xQueueGenericCreate>
 800b38e:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00c      	beq.n	800b3b0 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d003      	beq.n	800b3a4 <osMessageQueueNew+0xf0>
        name = attr->name;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	61fb      	str	r3, [r7, #28]
 800b3a2:	e001      	b.n	800b3a8 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800b3a8:	69f9      	ldr	r1, [r7, #28]
 800b3aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b3ac:	f000 fdde 	bl	800bf6c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3728      	adds	r7, #40	; 0x28
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	20000f60 	.word	0x20000f60

0800b3c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b3c0:	b480      	push	{r7}
 800b3c2:	b085      	sub	sp, #20
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	60f8      	str	r0, [r7, #12]
 800b3c8:	60b9      	str	r1, [r7, #8]
 800b3ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	4a07      	ldr	r2, [pc, #28]	; (800b3ec <vApplicationGetIdleTaskMemory+0x2c>)
 800b3d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	4a06      	ldr	r2, [pc, #24]	; (800b3f0 <vApplicationGetIdleTaskMemory+0x30>)
 800b3d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2280      	movs	r2, #128	; 0x80
 800b3dc:	601a      	str	r2, [r3, #0]
}
 800b3de:	bf00      	nop
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	20000f64 	.word	0x20000f64
 800b3f0:	2000100c 	.word	0x2000100c

0800b3f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	4a07      	ldr	r2, [pc, #28]	; (800b420 <vApplicationGetTimerTaskMemory+0x2c>)
 800b404:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	4a06      	ldr	r2, [pc, #24]	; (800b424 <vApplicationGetTimerTaskMemory+0x30>)
 800b40a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b412:	601a      	str	r2, [r3, #0]
}
 800b414:	bf00      	nop
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	2000120c 	.word	0x2000120c
 800b424:	200012b4 	.word	0x200012b4

0800b428 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f103 0208 	add.w	r2, r3, #8
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f04f 32ff 	mov.w	r2, #4294967295
 800b440:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f103 0208 	add.w	r2, r3, #8
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f103 0208 	add.w	r2, r3, #8
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b45c:	bf00      	nop
 800b45e:	370c      	adds	r7, #12
 800b460:	46bd      	mov	sp, r7
 800b462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b466:	4770      	bx	lr

0800b468 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2200      	movs	r2, #0
 800b474:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b476:	bf00      	nop
 800b478:	370c      	adds	r7, #12
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr

0800b482 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b482:	b480      	push	{r7}
 800b484:	b085      	sub	sp, #20
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
 800b48a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	68fa      	ldr	r2, [r7, #12]
 800b496:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	689a      	ldr	r2, [r3, #8]
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	683a      	ldr	r2, [r7, #0]
 800b4a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	1c5a      	adds	r2, r3, #1
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	601a      	str	r2, [r3, #0]
}
 800b4be:	bf00      	nop
 800b4c0:	3714      	adds	r7, #20
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c8:	4770      	bx	lr

0800b4ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b4ca:	b480      	push	{r7}
 800b4cc:	b085      	sub	sp, #20
 800b4ce:	af00      	add	r7, sp, #0
 800b4d0:	6078      	str	r0, [r7, #4]
 800b4d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4e0:	d103      	bne.n	800b4ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	691b      	ldr	r3, [r3, #16]
 800b4e6:	60fb      	str	r3, [r7, #12]
 800b4e8:	e00c      	b.n	800b504 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	3308      	adds	r3, #8
 800b4ee:	60fb      	str	r3, [r7, #12]
 800b4f0:	e002      	b.n	800b4f8 <vListInsert+0x2e>
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	60fb      	str	r3, [r7, #12]
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	68ba      	ldr	r2, [r7, #8]
 800b500:	429a      	cmp	r2, r3
 800b502:	d2f6      	bcs.n	800b4f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	685a      	ldr	r2, [r3, #4]
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	683a      	ldr	r2, [r7, #0]
 800b512:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	68fa      	ldr	r2, [r7, #12]
 800b518:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	687a      	ldr	r2, [r7, #4]
 800b524:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	601a      	str	r2, [r3, #0]
}
 800b530:	bf00      	nop
 800b532:	3714      	adds	r7, #20
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b53c:	b480      	push	{r7}
 800b53e:	b085      	sub	sp, #20
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	6892      	ldr	r2, [r2, #8]
 800b552:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	687a      	ldr	r2, [r7, #4]
 800b55a:	6852      	ldr	r2, [r2, #4]
 800b55c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	429a      	cmp	r2, r3
 800b566:	d103      	bne.n	800b570 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	689a      	ldr	r2, [r3, #8]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	1e5a      	subs	r2, r3, #1
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3714      	adds	r7, #20
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr

0800b590 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d10c      	bne.n	800b5be <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a8:	b672      	cpsid	i
 800b5aa:	f383 8811 	msr	BASEPRI, r3
 800b5ae:	f3bf 8f6f 	isb	sy
 800b5b2:	f3bf 8f4f 	dsb	sy
 800b5b6:	b662      	cpsie	i
 800b5b8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b5ba:	bf00      	nop
 800b5bc:	e7fe      	b.n	800b5bc <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b5be:	f002 f9f5 	bl	800d9ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681a      	ldr	r2, [r3, #0]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5ca:	68f9      	ldr	r1, [r7, #12]
 800b5cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b5ce:	fb01 f303 	mul.w	r3, r1, r3
 800b5d2:	441a      	add	r2, r3
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681a      	ldr	r2, [r3, #0]
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	68f9      	ldr	r1, [r7, #12]
 800b5f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b5f4:	fb01 f303 	mul.w	r3, r1, r3
 800b5f8:	441a      	add	r2, r3
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	22ff      	movs	r2, #255	; 0xff
 800b602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	22ff      	movs	r2, #255	; 0xff
 800b60a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d114      	bne.n	800b63e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	691b      	ldr	r3, [r3, #16]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d01a      	beq.n	800b652 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	3310      	adds	r3, #16
 800b620:	4618      	mov	r0, r3
 800b622:	f001 f9b1 	bl	800c988 <xTaskRemoveFromEventList>
 800b626:	4603      	mov	r3, r0
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d012      	beq.n	800b652 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b62c:	4b0c      	ldr	r3, [pc, #48]	; (800b660 <xQueueGenericReset+0xd0>)
 800b62e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b632:	601a      	str	r2, [r3, #0]
 800b634:	f3bf 8f4f 	dsb	sy
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	e009      	b.n	800b652 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	3310      	adds	r3, #16
 800b642:	4618      	mov	r0, r3
 800b644:	f7ff fef0 	bl	800b428 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	3324      	adds	r3, #36	; 0x24
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7ff feeb 	bl	800b428 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b652:	f002 f9df 	bl	800da14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b656:	2301      	movs	r3, #1
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	e000ed04 	.word	0xe000ed04

0800b664 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b664:	b580      	push	{r7, lr}
 800b666:	b08e      	sub	sp, #56	; 0x38
 800b668:	af02      	add	r7, sp, #8
 800b66a:	60f8      	str	r0, [r7, #12]
 800b66c:	60b9      	str	r1, [r7, #8]
 800b66e:	607a      	str	r2, [r7, #4]
 800b670:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d10c      	bne.n	800b692 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67c:	b672      	cpsid	i
 800b67e:	f383 8811 	msr	BASEPRI, r3
 800b682:	f3bf 8f6f 	isb	sy
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	b662      	cpsie	i
 800b68c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b68e:	bf00      	nop
 800b690:	e7fe      	b.n	800b690 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d10c      	bne.n	800b6b2 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69c:	b672      	cpsid	i
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	b662      	cpsie	i
 800b6ac:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b6ae:	bf00      	nop
 800b6b0:	e7fe      	b.n	800b6b0 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <xQueueGenericCreateStatic+0x5a>
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d001      	beq.n	800b6c2 <xQueueGenericCreateStatic+0x5e>
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e000      	b.n	800b6c4 <xQueueGenericCreateStatic+0x60>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10c      	bne.n	800b6e2 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6cc:	b672      	cpsid	i
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	b662      	cpsie	i
 800b6dc:	623b      	str	r3, [r7, #32]
}
 800b6de:	bf00      	nop
 800b6e0:	e7fe      	b.n	800b6e0 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d102      	bne.n	800b6ee <xQueueGenericCreateStatic+0x8a>
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d101      	bne.n	800b6f2 <xQueueGenericCreateStatic+0x8e>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e000      	b.n	800b6f4 <xQueueGenericCreateStatic+0x90>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10c      	bne.n	800b712 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b6f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6fc:	b672      	cpsid	i
 800b6fe:	f383 8811 	msr	BASEPRI, r3
 800b702:	f3bf 8f6f 	isb	sy
 800b706:	f3bf 8f4f 	dsb	sy
 800b70a:	b662      	cpsie	i
 800b70c:	61fb      	str	r3, [r7, #28]
}
 800b70e:	bf00      	nop
 800b710:	e7fe      	b.n	800b710 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b712:	2350      	movs	r3, #80	; 0x50
 800b714:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	2b50      	cmp	r3, #80	; 0x50
 800b71a:	d00c      	beq.n	800b736 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b720:	b672      	cpsid	i
 800b722:	f383 8811 	msr	BASEPRI, r3
 800b726:	f3bf 8f6f 	isb	sy
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	b662      	cpsie	i
 800b730:	61bb      	str	r3, [r7, #24]
}
 800b732:	bf00      	nop
 800b734:	e7fe      	b.n	800b734 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b736:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d00d      	beq.n	800b75e <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b744:	2201      	movs	r2, #1
 800b746:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b74a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b74e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b750:	9300      	str	r3, [sp, #0]
 800b752:	4613      	mov	r3, r2
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	68b9      	ldr	r1, [r7, #8]
 800b758:	68f8      	ldr	r0, [r7, #12]
 800b75a:	f000 f847 	bl	800b7ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b75e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b760:	4618      	mov	r0, r3
 800b762:	3730      	adds	r7, #48	; 0x30
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b08a      	sub	sp, #40	; 0x28
 800b76c:	af02      	add	r7, sp, #8
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	4613      	mov	r3, r2
 800b774:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d10c      	bne.n	800b796 <xQueueGenericCreate+0x2e>
	__asm volatile
 800b77c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b780:	b672      	cpsid	i
 800b782:	f383 8811 	msr	BASEPRI, r3
 800b786:	f3bf 8f6f 	isb	sy
 800b78a:	f3bf 8f4f 	dsb	sy
 800b78e:	b662      	cpsie	i
 800b790:	613b      	str	r3, [r7, #16]
}
 800b792:	bf00      	nop
 800b794:	e7fe      	b.n	800b794 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d102      	bne.n	800b7a2 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b79c:	2300      	movs	r3, #0
 800b79e:	61fb      	str	r3, [r7, #28]
 800b7a0:	e004      	b.n	800b7ac <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	68ba      	ldr	r2, [r7, #8]
 800b7a6:	fb02 f303 	mul.w	r3, r2, r3
 800b7aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b7ac:	69fb      	ldr	r3, [r7, #28]
 800b7ae:	3350      	adds	r3, #80	; 0x50
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f002 fa27 	bl	800dc04 <pvPortMalloc>
 800b7b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d011      	beq.n	800b7e2 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b7be:	69bb      	ldr	r3, [r7, #24]
 800b7c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	3350      	adds	r3, #80	; 0x50
 800b7c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7d0:	79fa      	ldrb	r2, [r7, #7]
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	9300      	str	r3, [sp, #0]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	697a      	ldr	r2, [r7, #20]
 800b7da:	68b9      	ldr	r1, [r7, #8]
 800b7dc:	68f8      	ldr	r0, [r7, #12]
 800b7de:	f000 f805 	bl	800b7ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b7e2:	69bb      	ldr	r3, [r7, #24]
	}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3720      	adds	r7, #32
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	60b9      	str	r1, [r7, #8]
 800b7f6:	607a      	str	r2, [r7, #4]
 800b7f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d103      	bne.n	800b808 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b800:	69bb      	ldr	r3, [r7, #24]
 800b802:	69ba      	ldr	r2, [r7, #24]
 800b804:	601a      	str	r2, [r3, #0]
 800b806:	e002      	b.n	800b80e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b808:	69bb      	ldr	r3, [r7, #24]
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	68fa      	ldr	r2, [r7, #12]
 800b812:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	68ba      	ldr	r2, [r7, #8]
 800b818:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b81a:	2101      	movs	r1, #1
 800b81c:	69b8      	ldr	r0, [r7, #24]
 800b81e:	f7ff feb7 	bl	800b590 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b822:	69bb      	ldr	r3, [r7, #24]
 800b824:	78fa      	ldrb	r2, [r7, #3]
 800b826:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b82a:	bf00      	nop
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
	...

0800b834 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b08e      	sub	sp, #56	; 0x38
 800b838:	af00      	add	r7, sp, #0
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	607a      	str	r2, [r7, #4]
 800b840:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b842:	2300      	movs	r3, #0
 800b844:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d10c      	bne.n	800b86a <xQueueGenericSend+0x36>
	__asm volatile
 800b850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b854:	b672      	cpsid	i
 800b856:	f383 8811 	msr	BASEPRI, r3
 800b85a:	f3bf 8f6f 	isb	sy
 800b85e:	f3bf 8f4f 	dsb	sy
 800b862:	b662      	cpsie	i
 800b864:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b866:	bf00      	nop
 800b868:	e7fe      	b.n	800b868 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d103      	bne.n	800b878 <xQueueGenericSend+0x44>
 800b870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b874:	2b00      	cmp	r3, #0
 800b876:	d101      	bne.n	800b87c <xQueueGenericSend+0x48>
 800b878:	2301      	movs	r3, #1
 800b87a:	e000      	b.n	800b87e <xQueueGenericSend+0x4a>
 800b87c:	2300      	movs	r3, #0
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d10c      	bne.n	800b89c <xQueueGenericSend+0x68>
	__asm volatile
 800b882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b886:	b672      	cpsid	i
 800b888:	f383 8811 	msr	BASEPRI, r3
 800b88c:	f3bf 8f6f 	isb	sy
 800b890:	f3bf 8f4f 	dsb	sy
 800b894:	b662      	cpsie	i
 800b896:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b898:	bf00      	nop
 800b89a:	e7fe      	b.n	800b89a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	2b02      	cmp	r3, #2
 800b8a0:	d103      	bne.n	800b8aa <xQueueGenericSend+0x76>
 800b8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8a6:	2b01      	cmp	r3, #1
 800b8a8:	d101      	bne.n	800b8ae <xQueueGenericSend+0x7a>
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e000      	b.n	800b8b0 <xQueueGenericSend+0x7c>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d10c      	bne.n	800b8ce <xQueueGenericSend+0x9a>
	__asm volatile
 800b8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b8:	b672      	cpsid	i
 800b8ba:	f383 8811 	msr	BASEPRI, r3
 800b8be:	f3bf 8f6f 	isb	sy
 800b8c2:	f3bf 8f4f 	dsb	sy
 800b8c6:	b662      	cpsie	i
 800b8c8:	623b      	str	r3, [r7, #32]
}
 800b8ca:	bf00      	nop
 800b8cc:	e7fe      	b.n	800b8cc <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b8ce:	f001 fa5d 	bl	800cd8c <xTaskGetSchedulerState>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d102      	bne.n	800b8de <xQueueGenericSend+0xaa>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d101      	bne.n	800b8e2 <xQueueGenericSend+0xae>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	e000      	b.n	800b8e4 <xQueueGenericSend+0xb0>
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10c      	bne.n	800b902 <xQueueGenericSend+0xce>
	__asm volatile
 800b8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ec:	b672      	cpsid	i
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	b662      	cpsie	i
 800b8fc:	61fb      	str	r3, [r7, #28]
}
 800b8fe:	bf00      	nop
 800b900:	e7fe      	b.n	800b900 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b902:	f002 f853 	bl	800d9ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b90e:	429a      	cmp	r2, r3
 800b910:	d302      	bcc.n	800b918 <xQueueGenericSend+0xe4>
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	2b02      	cmp	r3, #2
 800b916:	d129      	bne.n	800b96c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b918:	683a      	ldr	r2, [r7, #0]
 800b91a:	68b9      	ldr	r1, [r7, #8]
 800b91c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b91e:	f000 fa15 	bl	800bd4c <prvCopyDataToQueue>
 800b922:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d010      	beq.n	800b94e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92e:	3324      	adds	r3, #36	; 0x24
 800b930:	4618      	mov	r0, r3
 800b932:	f001 f829 	bl	800c988 <xTaskRemoveFromEventList>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d013      	beq.n	800b964 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b93c:	4b3f      	ldr	r3, [pc, #252]	; (800ba3c <xQueueGenericSend+0x208>)
 800b93e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b942:	601a      	str	r2, [r3, #0]
 800b944:	f3bf 8f4f 	dsb	sy
 800b948:	f3bf 8f6f 	isb	sy
 800b94c:	e00a      	b.n	800b964 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b94e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b950:	2b00      	cmp	r3, #0
 800b952:	d007      	beq.n	800b964 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b954:	4b39      	ldr	r3, [pc, #228]	; (800ba3c <xQueueGenericSend+0x208>)
 800b956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b95a:	601a      	str	r2, [r3, #0]
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b964:	f002 f856 	bl	800da14 <vPortExitCritical>
				return pdPASS;
 800b968:	2301      	movs	r3, #1
 800b96a:	e063      	b.n	800ba34 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d103      	bne.n	800b97a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b972:	f002 f84f 	bl	800da14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b976:	2300      	movs	r3, #0
 800b978:	e05c      	b.n	800ba34 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b97a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d106      	bne.n	800b98e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b980:	f107 0314 	add.w	r3, r7, #20
 800b984:	4618      	mov	r0, r3
 800b986:	f001 f865 	bl	800ca54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b98a:	2301      	movs	r3, #1
 800b98c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b98e:	f002 f841 	bl	800da14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b992:	f000 fdb3 	bl	800c4fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b996:	f002 f809 	bl	800d9ac <vPortEnterCritical>
 800b99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b9a0:	b25b      	sxtb	r3, r3
 800b9a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9a6:	d103      	bne.n	800b9b0 <xQueueGenericSend+0x17c>
 800b9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b9b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b9b6:	b25b      	sxtb	r3, r3
 800b9b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9bc:	d103      	bne.n	800b9c6 <xQueueGenericSend+0x192>
 800b9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9c6:	f002 f825 	bl	800da14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9ca:	1d3a      	adds	r2, r7, #4
 800b9cc:	f107 0314 	add.w	r3, r7, #20
 800b9d0:	4611      	mov	r1, r2
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f001 f854 	bl	800ca80 <xTaskCheckForTimeOut>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d124      	bne.n	800ba28 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b9de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9e0:	f000 faac 	bl	800bf3c <prvIsQueueFull>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d018      	beq.n	800ba1c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ec:	3310      	adds	r3, #16
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	4611      	mov	r1, r2
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f000 ff74 	bl	800c8e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b9f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9fa:	f000 fa37 	bl	800be6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b9fe:	f000 fd8b 	bl	800c518 <xTaskResumeAll>
 800ba02:	4603      	mov	r3, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f47f af7c 	bne.w	800b902 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800ba0a:	4b0c      	ldr	r3, [pc, #48]	; (800ba3c <xQueueGenericSend+0x208>)
 800ba0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba10:	601a      	str	r2, [r3, #0]
 800ba12:	f3bf 8f4f 	dsb	sy
 800ba16:	f3bf 8f6f 	isb	sy
 800ba1a:	e772      	b.n	800b902 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ba1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba1e:	f000 fa25 	bl	800be6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba22:	f000 fd79 	bl	800c518 <xTaskResumeAll>
 800ba26:	e76c      	b.n	800b902 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ba28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba2a:	f000 fa1f 	bl	800be6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba2e:	f000 fd73 	bl	800c518 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ba32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3738      	adds	r7, #56	; 0x38
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}
 800ba3c:	e000ed04 	.word	0xe000ed04

0800ba40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b08e      	sub	sp, #56	; 0x38
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	60f8      	str	r0, [r7, #12]
 800ba48:	60b9      	str	r1, [r7, #8]
 800ba4a:	607a      	str	r2, [r7, #4]
 800ba4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ba52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10c      	bne.n	800ba72 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800ba58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5c:	b672      	cpsid	i
 800ba5e:	f383 8811 	msr	BASEPRI, r3
 800ba62:	f3bf 8f6f 	isb	sy
 800ba66:	f3bf 8f4f 	dsb	sy
 800ba6a:	b662      	cpsie	i
 800ba6c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba6e:	bf00      	nop
 800ba70:	e7fe      	b.n	800ba70 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d103      	bne.n	800ba80 <xQueueGenericSendFromISR+0x40>
 800ba78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d101      	bne.n	800ba84 <xQueueGenericSendFromISR+0x44>
 800ba80:	2301      	movs	r3, #1
 800ba82:	e000      	b.n	800ba86 <xQueueGenericSendFromISR+0x46>
 800ba84:	2300      	movs	r3, #0
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d10c      	bne.n	800baa4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800ba8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba8e:	b672      	cpsid	i
 800ba90:	f383 8811 	msr	BASEPRI, r3
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	b662      	cpsie	i
 800ba9e:	623b      	str	r3, [r7, #32]
}
 800baa0:	bf00      	nop
 800baa2:	e7fe      	b.n	800baa2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	2b02      	cmp	r3, #2
 800baa8:	d103      	bne.n	800bab2 <xQueueGenericSendFromISR+0x72>
 800baaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d101      	bne.n	800bab6 <xQueueGenericSendFromISR+0x76>
 800bab2:	2301      	movs	r3, #1
 800bab4:	e000      	b.n	800bab8 <xQueueGenericSendFromISR+0x78>
 800bab6:	2300      	movs	r3, #0
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d10c      	bne.n	800bad6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800babc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac0:	b672      	cpsid	i
 800bac2:	f383 8811 	msr	BASEPRI, r3
 800bac6:	f3bf 8f6f 	isb	sy
 800baca:	f3bf 8f4f 	dsb	sy
 800bace:	b662      	cpsie	i
 800bad0:	61fb      	str	r3, [r7, #28]
}
 800bad2:	bf00      	nop
 800bad4:	e7fe      	b.n	800bad4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bad6:	f002 f851 	bl	800db7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bada:	f3ef 8211 	mrs	r2, BASEPRI
 800bade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae2:	b672      	cpsid	i
 800bae4:	f383 8811 	msr	BASEPRI, r3
 800bae8:	f3bf 8f6f 	isb	sy
 800baec:	f3bf 8f4f 	dsb	sy
 800baf0:	b662      	cpsie	i
 800baf2:	61ba      	str	r2, [r7, #24]
 800baf4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800baf6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800baf8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bafc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d302      	bcc.n	800bb0c <xQueueGenericSendFromISR+0xcc>
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d12c      	bne.n	800bb66 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bb0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb16:	683a      	ldr	r2, [r7, #0]
 800bb18:	68b9      	ldr	r1, [r7, #8]
 800bb1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb1c:	f000 f916 	bl	800bd4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bb20:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bb24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb28:	d112      	bne.n	800bb50 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d016      	beq.n	800bb60 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb34:	3324      	adds	r3, #36	; 0x24
 800bb36:	4618      	mov	r0, r3
 800bb38:	f000 ff26 	bl	800c988 <xTaskRemoveFromEventList>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d00e      	beq.n	800bb60 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d00b      	beq.n	800bb60 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	e007      	b.n	800bb60 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bb50:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bb54:	3301      	adds	r3, #1
 800bb56:	b2db      	uxtb	r3, r3
 800bb58:	b25a      	sxtb	r2, r3
 800bb5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bb60:	2301      	movs	r3, #1
 800bb62:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bb64:	e001      	b.n	800bb6a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bb66:	2300      	movs	r3, #0
 800bb68:	637b      	str	r3, [r7, #52]	; 0x34
 800bb6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb6c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bb74:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bb76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3738      	adds	r7, #56	; 0x38
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b08c      	sub	sp, #48	; 0x30
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bb94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d10c      	bne.n	800bbb4 <xQueueReceive+0x34>
	__asm volatile
 800bb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9e:	b672      	cpsid	i
 800bba0:	f383 8811 	msr	BASEPRI, r3
 800bba4:	f3bf 8f6f 	isb	sy
 800bba8:	f3bf 8f4f 	dsb	sy
 800bbac:	b662      	cpsie	i
 800bbae:	623b      	str	r3, [r7, #32]
}
 800bbb0:	bf00      	nop
 800bbb2:	e7fe      	b.n	800bbb2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d103      	bne.n	800bbc2 <xQueueReceive+0x42>
 800bbba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d101      	bne.n	800bbc6 <xQueueReceive+0x46>
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	e000      	b.n	800bbc8 <xQueueReceive+0x48>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d10c      	bne.n	800bbe6 <xQueueReceive+0x66>
	__asm volatile
 800bbcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd0:	b672      	cpsid	i
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	b662      	cpsie	i
 800bbe0:	61fb      	str	r3, [r7, #28]
}
 800bbe2:	bf00      	nop
 800bbe4:	e7fe      	b.n	800bbe4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bbe6:	f001 f8d1 	bl	800cd8c <xTaskGetSchedulerState>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d102      	bne.n	800bbf6 <xQueueReceive+0x76>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d101      	bne.n	800bbfa <xQueueReceive+0x7a>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e000      	b.n	800bbfc <xQueueReceive+0x7c>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d10c      	bne.n	800bc1a <xQueueReceive+0x9a>
	__asm volatile
 800bc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc04:	b672      	cpsid	i
 800bc06:	f383 8811 	msr	BASEPRI, r3
 800bc0a:	f3bf 8f6f 	isb	sy
 800bc0e:	f3bf 8f4f 	dsb	sy
 800bc12:	b662      	cpsie	i
 800bc14:	61bb      	str	r3, [r7, #24]
}
 800bc16:	bf00      	nop
 800bc18:	e7fe      	b.n	800bc18 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc1a:	f001 fec7 	bl	800d9ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bc24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d01f      	beq.n	800bc6a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bc2a:	68b9      	ldr	r1, [r7, #8]
 800bc2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc2e:	f000 f8f7 	bl	800be20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bc32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc34:	1e5a      	subs	r2, r3, #1
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc3c:	691b      	ldr	r3, [r3, #16]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00f      	beq.n	800bc62 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc44:	3310      	adds	r3, #16
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 fe9e 	bl	800c988 <xTaskRemoveFromEventList>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d007      	beq.n	800bc62 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bc52:	4b3d      	ldr	r3, [pc, #244]	; (800bd48 <xQueueReceive+0x1c8>)
 800bc54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	f3bf 8f4f 	dsb	sy
 800bc5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bc62:	f001 fed7 	bl	800da14 <vPortExitCritical>
				return pdPASS;
 800bc66:	2301      	movs	r3, #1
 800bc68:	e069      	b.n	800bd3e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d103      	bne.n	800bc78 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bc70:	f001 fed0 	bl	800da14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bc74:	2300      	movs	r3, #0
 800bc76:	e062      	b.n	800bd3e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d106      	bne.n	800bc8c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc7e:	f107 0310 	add.w	r3, r7, #16
 800bc82:	4618      	mov	r0, r3
 800bc84:	f000 fee6 	bl	800ca54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc8c:	f001 fec2 	bl	800da14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc90:	f000 fc34 	bl	800c4fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc94:	f001 fe8a 	bl	800d9ac <vPortEnterCritical>
 800bc98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc9e:	b25b      	sxtb	r3, r3
 800bca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca4:	d103      	bne.n	800bcae <xQueueReceive+0x12e>
 800bca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcb4:	b25b      	sxtb	r3, r3
 800bcb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcba:	d103      	bne.n	800bcc4 <xQueueReceive+0x144>
 800bcbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcc4:	f001 fea6 	bl	800da14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bcc8:	1d3a      	adds	r2, r7, #4
 800bcca:	f107 0310 	add.w	r3, r7, #16
 800bcce:	4611      	mov	r1, r2
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 fed5 	bl	800ca80 <xTaskCheckForTimeOut>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d123      	bne.n	800bd24 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bcdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcde:	f000 f917 	bl	800bf10 <prvIsQueueEmpty>
 800bce2:	4603      	mov	r3, r0
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d017      	beq.n	800bd18 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcea:	3324      	adds	r3, #36	; 0x24
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	4611      	mov	r1, r2
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f000 fdf5 	bl	800c8e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bcf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcf8:	f000 f8b8 	bl	800be6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bcfc:	f000 fc0c 	bl	800c518 <xTaskResumeAll>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d189      	bne.n	800bc1a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800bd06:	4b10      	ldr	r3, [pc, #64]	; (800bd48 <xQueueReceive+0x1c8>)
 800bd08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd0c:	601a      	str	r2, [r3, #0]
 800bd0e:	f3bf 8f4f 	dsb	sy
 800bd12:	f3bf 8f6f 	isb	sy
 800bd16:	e780      	b.n	800bc1a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bd18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd1a:	f000 f8a7 	bl	800be6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd1e:	f000 fbfb 	bl	800c518 <xTaskResumeAll>
 800bd22:	e77a      	b.n	800bc1a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bd24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd26:	f000 f8a1 	bl	800be6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd2a:	f000 fbf5 	bl	800c518 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd30:	f000 f8ee 	bl	800bf10 <prvIsQueueEmpty>
 800bd34:	4603      	mov	r3, r0
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f43f af6f 	beq.w	800bc1a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bd3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3730      	adds	r7, #48	; 0x30
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}
 800bd46:	bf00      	nop
 800bd48:	e000ed04 	.word	0xe000ed04

0800bd4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b086      	sub	sp, #24
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	60f8      	str	r0, [r7, #12]
 800bd54:	60b9      	str	r1, [r7, #8]
 800bd56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d10d      	bne.n	800bd86 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d14d      	bne.n	800be0e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	4618      	mov	r0, r3
 800bd78:	f001 f826 	bl	800cdc8 <xTaskPriorityDisinherit>
 800bd7c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	2200      	movs	r2, #0
 800bd82:	609a      	str	r2, [r3, #8]
 800bd84:	e043      	b.n	800be0e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d119      	bne.n	800bdc0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	6858      	ldr	r0, [r3, #4]
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd94:	461a      	mov	r2, r3
 800bd96:	68b9      	ldr	r1, [r7, #8]
 800bd98:	f002 ffee 	bl	800ed78 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	685a      	ldr	r2, [r3, #4]
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bda4:	441a      	add	r2, r3
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	685a      	ldr	r2, [r3, #4]
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	689b      	ldr	r3, [r3, #8]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d32b      	bcc.n	800be0e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681a      	ldr	r2, [r3, #0]
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	605a      	str	r2, [r3, #4]
 800bdbe:	e026      	b.n	800be0e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	68d8      	ldr	r0, [r3, #12]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdc8:	461a      	mov	r2, r3
 800bdca:	68b9      	ldr	r1, [r7, #8]
 800bdcc:	f002 ffd4 	bl	800ed78 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	68da      	ldr	r2, [r3, #12]
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdd8:	425b      	negs	r3, r3
 800bdda:	441a      	add	r2, r3
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	68da      	ldr	r2, [r3, #12]
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d207      	bcs.n	800bdfc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	689a      	ldr	r2, [r3, #8]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdf4:	425b      	negs	r3, r3
 800bdf6:	441a      	add	r2, r3
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2b02      	cmp	r3, #2
 800be00:	d105      	bne.n	800be0e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d002      	beq.n	800be0e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	3b01      	subs	r3, #1
 800be0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	1c5a      	adds	r2, r3, #1
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800be16:	697b      	ldr	r3, [r7, #20]
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3718      	adds	r7, #24
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
 800be28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d018      	beq.n	800be64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	68da      	ldr	r2, [r3, #12]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be3a:	441a      	add	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	68da      	ldr	r2, [r3, #12]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d303      	bcc.n	800be54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	68d9      	ldr	r1, [r3, #12]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be5c:	461a      	mov	r2, r3
 800be5e:	6838      	ldr	r0, [r7, #0]
 800be60:	f002 ff8a 	bl	800ed78 <memcpy>
	}
}
 800be64:	bf00      	nop
 800be66:	3708      	adds	r7, #8
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b084      	sub	sp, #16
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800be74:	f001 fd9a 	bl	800d9ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800be80:	e011      	b.n	800bea6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be86:	2b00      	cmp	r3, #0
 800be88:	d012      	beq.n	800beb0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	3324      	adds	r3, #36	; 0x24
 800be8e:	4618      	mov	r0, r3
 800be90:	f000 fd7a 	bl	800c988 <xTaskRemoveFromEventList>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d001      	beq.n	800be9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800be9a:	f000 fe57 	bl	800cb4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800be9e:	7bfb      	ldrb	r3, [r7, #15]
 800bea0:	3b01      	subs	r3, #1
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	dce9      	bgt.n	800be82 <prvUnlockQueue+0x16>
 800beae:	e000      	b.n	800beb2 <prvUnlockQueue+0x46>
					break;
 800beb0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	22ff      	movs	r2, #255	; 0xff
 800beb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800beba:	f001 fdab 	bl	800da14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bebe:	f001 fd75 	bl	800d9ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bec8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800beca:	e011      	b.n	800bef0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	691b      	ldr	r3, [r3, #16]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d012      	beq.n	800befa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	3310      	adds	r3, #16
 800bed8:	4618      	mov	r0, r3
 800beda:	f000 fd55 	bl	800c988 <xTaskRemoveFromEventList>
 800bede:	4603      	mov	r3, r0
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d001      	beq.n	800bee8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bee4:	f000 fe32 	bl	800cb4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bee8:	7bbb      	ldrb	r3, [r7, #14]
 800beea:	3b01      	subs	r3, #1
 800beec:	b2db      	uxtb	r3, r3
 800beee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bef0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	dce9      	bgt.n	800becc <prvUnlockQueue+0x60>
 800bef8:	e000      	b.n	800befc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800befa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	22ff      	movs	r2, #255	; 0xff
 800bf00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bf04:	f001 fd86 	bl	800da14 <vPortExitCritical>
}
 800bf08:	bf00      	nop
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf18:	f001 fd48 	bl	800d9ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d102      	bne.n	800bf2a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bf24:	2301      	movs	r3, #1
 800bf26:	60fb      	str	r3, [r7, #12]
 800bf28:	e001      	b.n	800bf2e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bf2e:	f001 fd71 	bl	800da14 <vPortExitCritical>

	return xReturn;
 800bf32:	68fb      	ldr	r3, [r7, #12]
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3710      	adds	r7, #16
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bf44:	f001 fd32 	bl	800d9ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d102      	bne.n	800bf5a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bf54:	2301      	movs	r3, #1
 800bf56:	60fb      	str	r3, [r7, #12]
 800bf58:	e001      	b.n	800bf5e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bf5e:	f001 fd59 	bl	800da14 <vPortExitCritical>

	return xReturn;
 800bf62:	68fb      	ldr	r3, [r7, #12]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3710      	adds	r7, #16
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
 800bf74:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bf76:	2300      	movs	r3, #0
 800bf78:	60fb      	str	r3, [r7, #12]
 800bf7a:	e014      	b.n	800bfa6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bf7c:	4a0f      	ldr	r2, [pc, #60]	; (800bfbc <vQueueAddToRegistry+0x50>)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d10b      	bne.n	800bfa0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bf88:	490c      	ldr	r1, [pc, #48]	; (800bfbc <vQueueAddToRegistry+0x50>)
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	683a      	ldr	r2, [r7, #0]
 800bf8e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bf92:	4a0a      	ldr	r2, [pc, #40]	; (800bfbc <vQueueAddToRegistry+0x50>)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	00db      	lsls	r3, r3, #3
 800bf98:	4413      	add	r3, r2
 800bf9a:	687a      	ldr	r2, [r7, #4]
 800bf9c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bf9e:	e006      	b.n	800bfae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	60fb      	str	r3, [r7, #12]
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2b07      	cmp	r3, #7
 800bfaa:	d9e7      	bls.n	800bf7c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bfac:	bf00      	nop
 800bfae:	bf00      	nop
 800bfb0:	3714      	adds	r7, #20
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop
 800bfbc:	200016b4 	.word	0x200016b4

0800bfc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b086      	sub	sp, #24
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	60f8      	str	r0, [r7, #12]
 800bfc8:	60b9      	str	r1, [r7, #8]
 800bfca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bfd0:	f001 fcec 	bl	800d9ac <vPortEnterCritical>
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bfda:	b25b      	sxtb	r3, r3
 800bfdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfe0:	d103      	bne.n	800bfea <vQueueWaitForMessageRestricted+0x2a>
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bff0:	b25b      	sxtb	r3, r3
 800bff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bff6:	d103      	bne.n	800c000 <vQueueWaitForMessageRestricted+0x40>
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	2200      	movs	r2, #0
 800bffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c000:	f001 fd08 	bl	800da14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d106      	bne.n	800c01a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	3324      	adds	r3, #36	; 0x24
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	68b9      	ldr	r1, [r7, #8]
 800c014:	4618      	mov	r0, r3
 800c016:	f000 fc89 	bl	800c92c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c01a:	6978      	ldr	r0, [r7, #20]
 800c01c:	f7ff ff26 	bl	800be6c <prvUnlockQueue>
	}
 800c020:	bf00      	nop
 800c022:	3718      	adds	r7, #24
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b08e      	sub	sp, #56	; 0x38
 800c02c:	af04      	add	r7, sp, #16
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	607a      	str	r2, [r7, #4]
 800c034:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d10c      	bne.n	800c056 <xTaskCreateStatic+0x2e>
	__asm volatile
 800c03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c040:	b672      	cpsid	i
 800c042:	f383 8811 	msr	BASEPRI, r3
 800c046:	f3bf 8f6f 	isb	sy
 800c04a:	f3bf 8f4f 	dsb	sy
 800c04e:	b662      	cpsie	i
 800c050:	623b      	str	r3, [r7, #32]
}
 800c052:	bf00      	nop
 800c054:	e7fe      	b.n	800c054 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d10c      	bne.n	800c076 <xTaskCreateStatic+0x4e>
	__asm volatile
 800c05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c060:	b672      	cpsid	i
 800c062:	f383 8811 	msr	BASEPRI, r3
 800c066:	f3bf 8f6f 	isb	sy
 800c06a:	f3bf 8f4f 	dsb	sy
 800c06e:	b662      	cpsie	i
 800c070:	61fb      	str	r3, [r7, #28]
}
 800c072:	bf00      	nop
 800c074:	e7fe      	b.n	800c074 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c076:	23a8      	movs	r3, #168	; 0xa8
 800c078:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c07a:	693b      	ldr	r3, [r7, #16]
 800c07c:	2ba8      	cmp	r3, #168	; 0xa8
 800c07e:	d00c      	beq.n	800c09a <xTaskCreateStatic+0x72>
	__asm volatile
 800c080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c084:	b672      	cpsid	i
 800c086:	f383 8811 	msr	BASEPRI, r3
 800c08a:	f3bf 8f6f 	isb	sy
 800c08e:	f3bf 8f4f 	dsb	sy
 800c092:	b662      	cpsie	i
 800c094:	61bb      	str	r3, [r7, #24]
}
 800c096:	bf00      	nop
 800c098:	e7fe      	b.n	800c098 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c09a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d01e      	beq.n	800c0e0 <xTaskCreateStatic+0xb8>
 800c0a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d01b      	beq.n	800c0e0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0aa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c0b0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b4:	2202      	movs	r2, #2
 800c0b6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	9303      	str	r3, [sp, #12]
 800c0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c0:	9302      	str	r3, [sp, #8]
 800c0c2:	f107 0314 	add.w	r3, r7, #20
 800c0c6:	9301      	str	r3, [sp, #4]
 800c0c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	68b9      	ldr	r1, [r7, #8]
 800c0d2:	68f8      	ldr	r0, [r7, #12]
 800c0d4:	f000 f850 	bl	800c178 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c0d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c0da:	f000 f8f5 	bl	800c2c8 <prvAddNewTaskToReadyList>
 800c0de:	e001      	b.n	800c0e4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c0e4:	697b      	ldr	r3, [r7, #20]
	}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3728      	adds	r7, #40	; 0x28
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b08c      	sub	sp, #48	; 0x30
 800c0f2:	af04      	add	r7, sp, #16
 800c0f4:	60f8      	str	r0, [r7, #12]
 800c0f6:	60b9      	str	r1, [r7, #8]
 800c0f8:	603b      	str	r3, [r7, #0]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c0fe:	88fb      	ldrh	r3, [r7, #6]
 800c100:	009b      	lsls	r3, r3, #2
 800c102:	4618      	mov	r0, r3
 800c104:	f001 fd7e 	bl	800dc04 <pvPortMalloc>
 800c108:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d00e      	beq.n	800c12e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c110:	20a8      	movs	r0, #168	; 0xa8
 800c112:	f001 fd77 	bl	800dc04 <pvPortMalloc>
 800c116:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d003      	beq.n	800c126 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c11e:	69fb      	ldr	r3, [r7, #28]
 800c120:	697a      	ldr	r2, [r7, #20]
 800c122:	631a      	str	r2, [r3, #48]	; 0x30
 800c124:	e005      	b.n	800c132 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c126:	6978      	ldr	r0, [r7, #20]
 800c128:	f001 fe36 	bl	800dd98 <vPortFree>
 800c12c:	e001      	b.n	800c132 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c12e:	2300      	movs	r3, #0
 800c130:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c132:	69fb      	ldr	r3, [r7, #28]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d017      	beq.n	800c168 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c138:	69fb      	ldr	r3, [r7, #28]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c140:	88fa      	ldrh	r2, [r7, #6]
 800c142:	2300      	movs	r3, #0
 800c144:	9303      	str	r3, [sp, #12]
 800c146:	69fb      	ldr	r3, [r7, #28]
 800c148:	9302      	str	r3, [sp, #8]
 800c14a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c14c:	9301      	str	r3, [sp, #4]
 800c14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c150:	9300      	str	r3, [sp, #0]
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	68b9      	ldr	r1, [r7, #8]
 800c156:	68f8      	ldr	r0, [r7, #12]
 800c158:	f000 f80e 	bl	800c178 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c15c:	69f8      	ldr	r0, [r7, #28]
 800c15e:	f000 f8b3 	bl	800c2c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c162:	2301      	movs	r3, #1
 800c164:	61bb      	str	r3, [r7, #24]
 800c166:	e002      	b.n	800c16e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c168:	f04f 33ff 	mov.w	r3, #4294967295
 800c16c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c16e:	69bb      	ldr	r3, [r7, #24]
	}
 800c170:	4618      	mov	r0, r3
 800c172:	3720      	adds	r7, #32
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b088      	sub	sp, #32
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	60f8      	str	r0, [r7, #12]
 800c180:	60b9      	str	r1, [r7, #8]
 800c182:	607a      	str	r2, [r7, #4]
 800c184:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c188:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	461a      	mov	r2, r3
 800c190:	21a5      	movs	r1, #165	; 0xa5
 800c192:	f002 fd57 	bl	800ec44 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c19a:	6879      	ldr	r1, [r7, #4]
 800c19c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c1a0:	440b      	add	r3, r1
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	4413      	add	r3, r2
 800c1a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c1a8:	69bb      	ldr	r3, [r7, #24]
 800c1aa:	f023 0307 	bic.w	r3, r3, #7
 800c1ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c1b0:	69bb      	ldr	r3, [r7, #24]
 800c1b2:	f003 0307 	and.w	r3, r3, #7
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00c      	beq.n	800c1d4 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800c1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1be:	b672      	cpsid	i
 800c1c0:	f383 8811 	msr	BASEPRI, r3
 800c1c4:	f3bf 8f6f 	isb	sy
 800c1c8:	f3bf 8f4f 	dsb	sy
 800c1cc:	b662      	cpsie	i
 800c1ce:	617b      	str	r3, [r7, #20]
}
 800c1d0:	bf00      	nop
 800c1d2:	e7fe      	b.n	800c1d2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d01f      	beq.n	800c21a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c1da:	2300      	movs	r3, #0
 800c1dc:	61fb      	str	r3, [r7, #28]
 800c1de:	e012      	b.n	800c206 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c1e0:	68ba      	ldr	r2, [r7, #8]
 800c1e2:	69fb      	ldr	r3, [r7, #28]
 800c1e4:	4413      	add	r3, r2
 800c1e6:	7819      	ldrb	r1, [r3, #0]
 800c1e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	4413      	add	r3, r2
 800c1ee:	3334      	adds	r3, #52	; 0x34
 800c1f0:	460a      	mov	r2, r1
 800c1f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c1f4:	68ba      	ldr	r2, [r7, #8]
 800c1f6:	69fb      	ldr	r3, [r7, #28]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d006      	beq.n	800c20e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	3301      	adds	r3, #1
 800c204:	61fb      	str	r3, [r7, #28]
 800c206:	69fb      	ldr	r3, [r7, #28]
 800c208:	2b0f      	cmp	r3, #15
 800c20a:	d9e9      	bls.n	800c1e0 <prvInitialiseNewTask+0x68>
 800c20c:	e000      	b.n	800c210 <prvInitialiseNewTask+0x98>
			{
				break;
 800c20e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c212:	2200      	movs	r2, #0
 800c214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c218:	e003      	b.n	800c222 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c21a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c21c:	2200      	movs	r2, #0
 800c21e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c224:	2b37      	cmp	r3, #55	; 0x37
 800c226:	d901      	bls.n	800c22c <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c228:	2337      	movs	r3, #55	; 0x37
 800c22a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c22c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c230:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c234:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c236:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c23a:	2200      	movs	r2, #0
 800c23c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c240:	3304      	adds	r3, #4
 800c242:	4618      	mov	r0, r3
 800c244:	f7ff f910 	bl	800b468 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c24a:	3318      	adds	r3, #24
 800c24c:	4618      	mov	r0, r3
 800c24e:	f7ff f90b 	bl	800b468 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c256:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c25a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c260:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c266:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c26a:	2200      	movs	r2, #0
 800c26c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c272:	2200      	movs	r2, #0
 800c274:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c27a:	3354      	adds	r3, #84	; 0x54
 800c27c:	224c      	movs	r2, #76	; 0x4c
 800c27e:	2100      	movs	r1, #0
 800c280:	4618      	mov	r0, r3
 800c282:	f002 fcdf 	bl	800ec44 <memset>
 800c286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c288:	4a0c      	ldr	r2, [pc, #48]	; (800c2bc <prvInitialiseNewTask+0x144>)
 800c28a:	659a      	str	r2, [r3, #88]	; 0x58
 800c28c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c28e:	4a0c      	ldr	r2, [pc, #48]	; (800c2c0 <prvInitialiseNewTask+0x148>)
 800c290:	65da      	str	r2, [r3, #92]	; 0x5c
 800c292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c294:	4a0b      	ldr	r2, [pc, #44]	; (800c2c4 <prvInitialiseNewTask+0x14c>)
 800c296:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c298:	683a      	ldr	r2, [r7, #0]
 800c29a:	68f9      	ldr	r1, [r7, #12]
 800c29c:	69b8      	ldr	r0, [r7, #24]
 800c29e:	f001 fa77 	bl	800d790 <pxPortInitialiseStack>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c2a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d002      	beq.n	800c2b4 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c2ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c2b4:	bf00      	nop
 800c2b6:	3720      	adds	r7, #32
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}
 800c2bc:	2000732c 	.word	0x2000732c
 800c2c0:	20007394 	.word	0x20007394
 800c2c4:	200073fc 	.word	0x200073fc

0800c2c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b082      	sub	sp, #8
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c2d0:	f001 fb6c 	bl	800d9ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c2d4:	4b2d      	ldr	r3, [pc, #180]	; (800c38c <prvAddNewTaskToReadyList+0xc4>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	3301      	adds	r3, #1
 800c2da:	4a2c      	ldr	r2, [pc, #176]	; (800c38c <prvAddNewTaskToReadyList+0xc4>)
 800c2dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c2de:	4b2c      	ldr	r3, [pc, #176]	; (800c390 <prvAddNewTaskToReadyList+0xc8>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d109      	bne.n	800c2fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c2e6:	4a2a      	ldr	r2, [pc, #168]	; (800c390 <prvAddNewTaskToReadyList+0xc8>)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c2ec:	4b27      	ldr	r3, [pc, #156]	; (800c38c <prvAddNewTaskToReadyList+0xc4>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d110      	bne.n	800c316 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c2f4:	f000 fc4e 	bl	800cb94 <prvInitialiseTaskLists>
 800c2f8:	e00d      	b.n	800c316 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c2fa:	4b26      	ldr	r3, [pc, #152]	; (800c394 <prvAddNewTaskToReadyList+0xcc>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d109      	bne.n	800c316 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c302:	4b23      	ldr	r3, [pc, #140]	; (800c390 <prvAddNewTaskToReadyList+0xc8>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d802      	bhi.n	800c316 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c310:	4a1f      	ldr	r2, [pc, #124]	; (800c390 <prvAddNewTaskToReadyList+0xc8>)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c316:	4b20      	ldr	r3, [pc, #128]	; (800c398 <prvAddNewTaskToReadyList+0xd0>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3301      	adds	r3, #1
 800c31c:	4a1e      	ldr	r2, [pc, #120]	; (800c398 <prvAddNewTaskToReadyList+0xd0>)
 800c31e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c320:	4b1d      	ldr	r3, [pc, #116]	; (800c398 <prvAddNewTaskToReadyList+0xd0>)
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c32c:	4b1b      	ldr	r3, [pc, #108]	; (800c39c <prvAddNewTaskToReadyList+0xd4>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	429a      	cmp	r2, r3
 800c332:	d903      	bls.n	800c33c <prvAddNewTaskToReadyList+0x74>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c338:	4a18      	ldr	r2, [pc, #96]	; (800c39c <prvAddNewTaskToReadyList+0xd4>)
 800c33a:	6013      	str	r3, [r2, #0]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c340:	4613      	mov	r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	4413      	add	r3, r2
 800c346:	009b      	lsls	r3, r3, #2
 800c348:	4a15      	ldr	r2, [pc, #84]	; (800c3a0 <prvAddNewTaskToReadyList+0xd8>)
 800c34a:	441a      	add	r2, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	3304      	adds	r3, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f7ff f895 	bl	800b482 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c358:	f001 fb5c 	bl	800da14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c35c:	4b0d      	ldr	r3, [pc, #52]	; (800c394 <prvAddNewTaskToReadyList+0xcc>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00e      	beq.n	800c382 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c364:	4b0a      	ldr	r3, [pc, #40]	; (800c390 <prvAddNewTaskToReadyList+0xc8>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c36e:	429a      	cmp	r2, r3
 800c370:	d207      	bcs.n	800c382 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c372:	4b0c      	ldr	r3, [pc, #48]	; (800c3a4 <prvAddNewTaskToReadyList+0xdc>)
 800c374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c378:	601a      	str	r2, [r3, #0]
 800c37a:	f3bf 8f4f 	dsb	sy
 800c37e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c382:	bf00      	nop
 800c384:	3708      	adds	r7, #8
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	20001bc8 	.word	0x20001bc8
 800c390:	200016f4 	.word	0x200016f4
 800c394:	20001bd4 	.word	0x20001bd4
 800c398:	20001be4 	.word	0x20001be4
 800c39c:	20001bd0 	.word	0x20001bd0
 800c3a0:	200016f8 	.word	0x200016f8
 800c3a4:	e000ed04 	.word	0xe000ed04

0800c3a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b084      	sub	sp, #16
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d019      	beq.n	800c3ee <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c3ba:	4b14      	ldr	r3, [pc, #80]	; (800c40c <vTaskDelay+0x64>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d00c      	beq.n	800c3dc <vTaskDelay+0x34>
	__asm volatile
 800c3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3c6:	b672      	cpsid	i
 800c3c8:	f383 8811 	msr	BASEPRI, r3
 800c3cc:	f3bf 8f6f 	isb	sy
 800c3d0:	f3bf 8f4f 	dsb	sy
 800c3d4:	b662      	cpsie	i
 800c3d6:	60bb      	str	r3, [r7, #8]
}
 800c3d8:	bf00      	nop
 800c3da:	e7fe      	b.n	800c3da <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c3dc:	f000 f88e 	bl	800c4fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c3e0:	2100      	movs	r1, #0
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 fd62 	bl	800ceac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c3e8:	f000 f896 	bl	800c518 <xTaskResumeAll>
 800c3ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d107      	bne.n	800c404 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c3f4:	4b06      	ldr	r3, [pc, #24]	; (800c410 <vTaskDelay+0x68>)
 800c3f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3fa:	601a      	str	r2, [r3, #0]
 800c3fc:	f3bf 8f4f 	dsb	sy
 800c400:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c404:	bf00      	nop
 800c406:	3710      	adds	r7, #16
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}
 800c40c:	20001bf0 	.word	0x20001bf0
 800c410:	e000ed04 	.word	0xe000ed04

0800c414 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b08a      	sub	sp, #40	; 0x28
 800c418:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c41a:	2300      	movs	r3, #0
 800c41c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c41e:	2300      	movs	r3, #0
 800c420:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c422:	463a      	mov	r2, r7
 800c424:	1d39      	adds	r1, r7, #4
 800c426:	f107 0308 	add.w	r3, r7, #8
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7fe ffc8 	bl	800b3c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c430:	6839      	ldr	r1, [r7, #0]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	68ba      	ldr	r2, [r7, #8]
 800c436:	9202      	str	r2, [sp, #8]
 800c438:	9301      	str	r3, [sp, #4]
 800c43a:	2300      	movs	r3, #0
 800c43c:	9300      	str	r3, [sp, #0]
 800c43e:	2300      	movs	r3, #0
 800c440:	460a      	mov	r2, r1
 800c442:	4926      	ldr	r1, [pc, #152]	; (800c4dc <vTaskStartScheduler+0xc8>)
 800c444:	4826      	ldr	r0, [pc, #152]	; (800c4e0 <vTaskStartScheduler+0xcc>)
 800c446:	f7ff fdef 	bl	800c028 <xTaskCreateStatic>
 800c44a:	4603      	mov	r3, r0
 800c44c:	4a25      	ldr	r2, [pc, #148]	; (800c4e4 <vTaskStartScheduler+0xd0>)
 800c44e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c450:	4b24      	ldr	r3, [pc, #144]	; (800c4e4 <vTaskStartScheduler+0xd0>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d002      	beq.n	800c45e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c458:	2301      	movs	r3, #1
 800c45a:	617b      	str	r3, [r7, #20]
 800c45c:	e001      	b.n	800c462 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c45e:	2300      	movs	r3, #0
 800c460:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	2b01      	cmp	r3, #1
 800c466:	d102      	bne.n	800c46e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c468:	f000 fd74 	bl	800cf54 <xTimerCreateTimerTask>
 800c46c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	2b01      	cmp	r3, #1
 800c472:	d11d      	bne.n	800c4b0 <vTaskStartScheduler+0x9c>
	__asm volatile
 800c474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c478:	b672      	cpsid	i
 800c47a:	f383 8811 	msr	BASEPRI, r3
 800c47e:	f3bf 8f6f 	isb	sy
 800c482:	f3bf 8f4f 	dsb	sy
 800c486:	b662      	cpsie	i
 800c488:	613b      	str	r3, [r7, #16]
}
 800c48a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c48c:	4b16      	ldr	r3, [pc, #88]	; (800c4e8 <vTaskStartScheduler+0xd4>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	3354      	adds	r3, #84	; 0x54
 800c492:	4a16      	ldr	r2, [pc, #88]	; (800c4ec <vTaskStartScheduler+0xd8>)
 800c494:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c496:	4b16      	ldr	r3, [pc, #88]	; (800c4f0 <vTaskStartScheduler+0xdc>)
 800c498:	f04f 32ff 	mov.w	r2, #4294967295
 800c49c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c49e:	4b15      	ldr	r3, [pc, #84]	; (800c4f4 <vTaskStartScheduler+0xe0>)
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c4a4:	4b14      	ldr	r3, [pc, #80]	; (800c4f8 <vTaskStartScheduler+0xe4>)
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c4aa:	f001 fa01 	bl	800d8b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c4ae:	e010      	b.n	800c4d2 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b6:	d10c      	bne.n	800c4d2 <vTaskStartScheduler+0xbe>
	__asm volatile
 800c4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4bc:	b672      	cpsid	i
 800c4be:	f383 8811 	msr	BASEPRI, r3
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	f3bf 8f4f 	dsb	sy
 800c4ca:	b662      	cpsie	i
 800c4cc:	60fb      	str	r3, [r7, #12]
}
 800c4ce:	bf00      	nop
 800c4d0:	e7fe      	b.n	800c4d0 <vTaskStartScheduler+0xbc>
}
 800c4d2:	bf00      	nop
 800c4d4:	3718      	adds	r7, #24
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	0800ef00 	.word	0x0800ef00
 800c4e0:	0800cb65 	.word	0x0800cb65
 800c4e4:	20001bec 	.word	0x20001bec
 800c4e8:	200016f4 	.word	0x200016f4
 800c4ec:	2000015c 	.word	0x2000015c
 800c4f0:	20001be8 	.word	0x20001be8
 800c4f4:	20001bd4 	.word	0x20001bd4
 800c4f8:	20001bcc 	.word	0x20001bcc

0800c4fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c500:	4b04      	ldr	r3, [pc, #16]	; (800c514 <vTaskSuspendAll+0x18>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	3301      	adds	r3, #1
 800c506:	4a03      	ldr	r2, [pc, #12]	; (800c514 <vTaskSuspendAll+0x18>)
 800c508:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c50a:	bf00      	nop
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr
 800c514:	20001bf0 	.word	0x20001bf0

0800c518 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c51e:	2300      	movs	r3, #0
 800c520:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c522:	2300      	movs	r3, #0
 800c524:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c526:	4b43      	ldr	r3, [pc, #268]	; (800c634 <xTaskResumeAll+0x11c>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d10c      	bne.n	800c548 <xTaskResumeAll+0x30>
	__asm volatile
 800c52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c532:	b672      	cpsid	i
 800c534:	f383 8811 	msr	BASEPRI, r3
 800c538:	f3bf 8f6f 	isb	sy
 800c53c:	f3bf 8f4f 	dsb	sy
 800c540:	b662      	cpsie	i
 800c542:	603b      	str	r3, [r7, #0]
}
 800c544:	bf00      	nop
 800c546:	e7fe      	b.n	800c546 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c548:	f001 fa30 	bl	800d9ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c54c:	4b39      	ldr	r3, [pc, #228]	; (800c634 <xTaskResumeAll+0x11c>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	3b01      	subs	r3, #1
 800c552:	4a38      	ldr	r2, [pc, #224]	; (800c634 <xTaskResumeAll+0x11c>)
 800c554:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c556:	4b37      	ldr	r3, [pc, #220]	; (800c634 <xTaskResumeAll+0x11c>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d162      	bne.n	800c624 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c55e:	4b36      	ldr	r3, [pc, #216]	; (800c638 <xTaskResumeAll+0x120>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d05e      	beq.n	800c624 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c566:	e02f      	b.n	800c5c8 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c568:	4b34      	ldr	r3, [pc, #208]	; (800c63c <xTaskResumeAll+0x124>)
 800c56a:	68db      	ldr	r3, [r3, #12]
 800c56c:	68db      	ldr	r3, [r3, #12]
 800c56e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	3318      	adds	r3, #24
 800c574:	4618      	mov	r0, r3
 800c576:	f7fe ffe1 	bl	800b53c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	3304      	adds	r3, #4
 800c57e:	4618      	mov	r0, r3
 800c580:	f7fe ffdc 	bl	800b53c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c588:	4b2d      	ldr	r3, [pc, #180]	; (800c640 <xTaskResumeAll+0x128>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d903      	bls.n	800c598 <xTaskResumeAll+0x80>
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c594:	4a2a      	ldr	r2, [pc, #168]	; (800c640 <xTaskResumeAll+0x128>)
 800c596:	6013      	str	r3, [r2, #0]
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c59c:	4613      	mov	r3, r2
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	4413      	add	r3, r2
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	4a27      	ldr	r2, [pc, #156]	; (800c644 <xTaskResumeAll+0x12c>)
 800c5a6:	441a      	add	r2, r3
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	3304      	adds	r3, #4
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	4610      	mov	r0, r2
 800c5b0:	f7fe ff67 	bl	800b482 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b8:	4b23      	ldr	r3, [pc, #140]	; (800c648 <xTaskResumeAll+0x130>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d302      	bcc.n	800c5c8 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800c5c2:	4b22      	ldr	r3, [pc, #136]	; (800c64c <xTaskResumeAll+0x134>)
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c5c8:	4b1c      	ldr	r3, [pc, #112]	; (800c63c <xTaskResumeAll+0x124>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1cb      	bne.n	800c568 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d001      	beq.n	800c5da <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c5d6:	f000 fbb9 	bl	800cd4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c5da:	4b1d      	ldr	r3, [pc, #116]	; (800c650 <xTaskResumeAll+0x138>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d010      	beq.n	800c608 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c5e6:	f000 f859 	bl	800c69c <xTaskIncrementTick>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d002      	beq.n	800c5f6 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800c5f0:	4b16      	ldr	r3, [pc, #88]	; (800c64c <xTaskResumeAll+0x134>)
 800c5f2:	2201      	movs	r2, #1
 800c5f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d1f1      	bne.n	800c5e6 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800c602:	4b13      	ldr	r3, [pc, #76]	; (800c650 <xTaskResumeAll+0x138>)
 800c604:	2200      	movs	r2, #0
 800c606:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c608:	4b10      	ldr	r3, [pc, #64]	; (800c64c <xTaskResumeAll+0x134>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d009      	beq.n	800c624 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c610:	2301      	movs	r3, #1
 800c612:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c614:	4b0f      	ldr	r3, [pc, #60]	; (800c654 <xTaskResumeAll+0x13c>)
 800c616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c61a:	601a      	str	r2, [r3, #0]
 800c61c:	f3bf 8f4f 	dsb	sy
 800c620:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c624:	f001 f9f6 	bl	800da14 <vPortExitCritical>

	return xAlreadyYielded;
 800c628:	68bb      	ldr	r3, [r7, #8]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	20001bf0 	.word	0x20001bf0
 800c638:	20001bc8 	.word	0x20001bc8
 800c63c:	20001b88 	.word	0x20001b88
 800c640:	20001bd0 	.word	0x20001bd0
 800c644:	200016f8 	.word	0x200016f8
 800c648:	200016f4 	.word	0x200016f4
 800c64c:	20001bdc 	.word	0x20001bdc
 800c650:	20001bd8 	.word	0x20001bd8
 800c654:	e000ed04 	.word	0xe000ed04

0800c658 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c65e:	4b05      	ldr	r3, [pc, #20]	; (800c674 <xTaskGetTickCount+0x1c>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c664:	687b      	ldr	r3, [r7, #4]
}
 800c666:	4618      	mov	r0, r3
 800c668:	370c      	adds	r7, #12
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	20001bcc 	.word	0x20001bcc

0800c678 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c67e:	f001 fa7d 	bl	800db7c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c682:	2300      	movs	r3, #0
 800c684:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c686:	4b04      	ldr	r3, [pc, #16]	; (800c698 <xTaskGetTickCountFromISR+0x20>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c68c:	683b      	ldr	r3, [r7, #0]
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3708      	adds	r7, #8
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	20001bcc 	.word	0x20001bcc

0800c69c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b086      	sub	sp, #24
 800c6a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6a6:	4b50      	ldr	r3, [pc, #320]	; (800c7e8 <xTaskIncrementTick+0x14c>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	f040 808b 	bne.w	800c7c6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c6b0:	4b4e      	ldr	r3, [pc, #312]	; (800c7ec <xTaskIncrementTick+0x150>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c6b8:	4a4c      	ldr	r2, [pc, #304]	; (800c7ec <xTaskIncrementTick+0x150>)
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d122      	bne.n	800c70a <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c6c4:	4b4a      	ldr	r3, [pc, #296]	; (800c7f0 <xTaskIncrementTick+0x154>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d00c      	beq.n	800c6e8 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d2:	b672      	cpsid	i
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	b662      	cpsie	i
 800c6e2:	603b      	str	r3, [r7, #0]
}
 800c6e4:	bf00      	nop
 800c6e6:	e7fe      	b.n	800c6e6 <xTaskIncrementTick+0x4a>
 800c6e8:	4b41      	ldr	r3, [pc, #260]	; (800c7f0 <xTaskIncrementTick+0x154>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	60fb      	str	r3, [r7, #12]
 800c6ee:	4b41      	ldr	r3, [pc, #260]	; (800c7f4 <xTaskIncrementTick+0x158>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a3f      	ldr	r2, [pc, #252]	; (800c7f0 <xTaskIncrementTick+0x154>)
 800c6f4:	6013      	str	r3, [r2, #0]
 800c6f6:	4a3f      	ldr	r2, [pc, #252]	; (800c7f4 <xTaskIncrementTick+0x158>)
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	6013      	str	r3, [r2, #0]
 800c6fc:	4b3e      	ldr	r3, [pc, #248]	; (800c7f8 <xTaskIncrementTick+0x15c>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	3301      	adds	r3, #1
 800c702:	4a3d      	ldr	r2, [pc, #244]	; (800c7f8 <xTaskIncrementTick+0x15c>)
 800c704:	6013      	str	r3, [r2, #0]
 800c706:	f000 fb21 	bl	800cd4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c70a:	4b3c      	ldr	r3, [pc, #240]	; (800c7fc <xTaskIncrementTick+0x160>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	693a      	ldr	r2, [r7, #16]
 800c710:	429a      	cmp	r2, r3
 800c712:	d349      	bcc.n	800c7a8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c714:	4b36      	ldr	r3, [pc, #216]	; (800c7f0 <xTaskIncrementTick+0x154>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d104      	bne.n	800c728 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c71e:	4b37      	ldr	r3, [pc, #220]	; (800c7fc <xTaskIncrementTick+0x160>)
 800c720:	f04f 32ff 	mov.w	r2, #4294967295
 800c724:	601a      	str	r2, [r3, #0]
					break;
 800c726:	e03f      	b.n	800c7a8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c728:	4b31      	ldr	r3, [pc, #196]	; (800c7f0 <xTaskIncrementTick+0x154>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	68db      	ldr	r3, [r3, #12]
 800c72e:	68db      	ldr	r3, [r3, #12]
 800c730:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c738:	693a      	ldr	r2, [r7, #16]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	429a      	cmp	r2, r3
 800c73e:	d203      	bcs.n	800c748 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c740:	4a2e      	ldr	r2, [pc, #184]	; (800c7fc <xTaskIncrementTick+0x160>)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c746:	e02f      	b.n	800c7a8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	3304      	adds	r3, #4
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7fe fef5 	bl	800b53c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c756:	2b00      	cmp	r3, #0
 800c758:	d004      	beq.n	800c764 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	3318      	adds	r3, #24
 800c75e:	4618      	mov	r0, r3
 800c760:	f7fe feec 	bl	800b53c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c768:	4b25      	ldr	r3, [pc, #148]	; (800c800 <xTaskIncrementTick+0x164>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d903      	bls.n	800c778 <xTaskIncrementTick+0xdc>
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c774:	4a22      	ldr	r2, [pc, #136]	; (800c800 <xTaskIncrementTick+0x164>)
 800c776:	6013      	str	r3, [r2, #0]
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c77c:	4613      	mov	r3, r2
 800c77e:	009b      	lsls	r3, r3, #2
 800c780:	4413      	add	r3, r2
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	4a1f      	ldr	r2, [pc, #124]	; (800c804 <xTaskIncrementTick+0x168>)
 800c786:	441a      	add	r2, r3
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	3304      	adds	r3, #4
 800c78c:	4619      	mov	r1, r3
 800c78e:	4610      	mov	r0, r2
 800c790:	f7fe fe77 	bl	800b482 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c798:	4b1b      	ldr	r3, [pc, #108]	; (800c808 <xTaskIncrementTick+0x16c>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d3b8      	bcc.n	800c714 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7a6:	e7b5      	b.n	800c714 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c7a8:	4b17      	ldr	r3, [pc, #92]	; (800c808 <xTaskIncrementTick+0x16c>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7ae:	4915      	ldr	r1, [pc, #84]	; (800c804 <xTaskIncrementTick+0x168>)
 800c7b0:	4613      	mov	r3, r2
 800c7b2:	009b      	lsls	r3, r3, #2
 800c7b4:	4413      	add	r3, r2
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	440b      	add	r3, r1
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d907      	bls.n	800c7d0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	617b      	str	r3, [r7, #20]
 800c7c4:	e004      	b.n	800c7d0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c7c6:	4b11      	ldr	r3, [pc, #68]	; (800c80c <xTaskIncrementTick+0x170>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	3301      	adds	r3, #1
 800c7cc:	4a0f      	ldr	r2, [pc, #60]	; (800c80c <xTaskIncrementTick+0x170>)
 800c7ce:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c7d0:	4b0f      	ldr	r3, [pc, #60]	; (800c810 <xTaskIncrementTick+0x174>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d001      	beq.n	800c7dc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c7dc:	697b      	ldr	r3, [r7, #20]
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3718      	adds	r7, #24
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20001bf0 	.word	0x20001bf0
 800c7ec:	20001bcc 	.word	0x20001bcc
 800c7f0:	20001b80 	.word	0x20001b80
 800c7f4:	20001b84 	.word	0x20001b84
 800c7f8:	20001be0 	.word	0x20001be0
 800c7fc:	20001be8 	.word	0x20001be8
 800c800:	20001bd0 	.word	0x20001bd0
 800c804:	200016f8 	.word	0x200016f8
 800c808:	200016f4 	.word	0x200016f4
 800c80c:	20001bd8 	.word	0x20001bd8
 800c810:	20001bdc 	.word	0x20001bdc

0800c814 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c814:	b480      	push	{r7}
 800c816:	b085      	sub	sp, #20
 800c818:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c81a:	4b2b      	ldr	r3, [pc, #172]	; (800c8c8 <vTaskSwitchContext+0xb4>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d003      	beq.n	800c82a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c822:	4b2a      	ldr	r3, [pc, #168]	; (800c8cc <vTaskSwitchContext+0xb8>)
 800c824:	2201      	movs	r2, #1
 800c826:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c828:	e048      	b.n	800c8bc <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800c82a:	4b28      	ldr	r3, [pc, #160]	; (800c8cc <vTaskSwitchContext+0xb8>)
 800c82c:	2200      	movs	r2, #0
 800c82e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c830:	4b27      	ldr	r3, [pc, #156]	; (800c8d0 <vTaskSwitchContext+0xbc>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	60fb      	str	r3, [r7, #12]
 800c836:	e012      	b.n	800c85e <vTaskSwitchContext+0x4a>
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d10c      	bne.n	800c858 <vTaskSwitchContext+0x44>
	__asm volatile
 800c83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c842:	b672      	cpsid	i
 800c844:	f383 8811 	msr	BASEPRI, r3
 800c848:	f3bf 8f6f 	isb	sy
 800c84c:	f3bf 8f4f 	dsb	sy
 800c850:	b662      	cpsie	i
 800c852:	607b      	str	r3, [r7, #4]
}
 800c854:	bf00      	nop
 800c856:	e7fe      	b.n	800c856 <vTaskSwitchContext+0x42>
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	3b01      	subs	r3, #1
 800c85c:	60fb      	str	r3, [r7, #12]
 800c85e:	491d      	ldr	r1, [pc, #116]	; (800c8d4 <vTaskSwitchContext+0xc0>)
 800c860:	68fa      	ldr	r2, [r7, #12]
 800c862:	4613      	mov	r3, r2
 800c864:	009b      	lsls	r3, r3, #2
 800c866:	4413      	add	r3, r2
 800c868:	009b      	lsls	r3, r3, #2
 800c86a:	440b      	add	r3, r1
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d0e2      	beq.n	800c838 <vTaskSwitchContext+0x24>
 800c872:	68fa      	ldr	r2, [r7, #12]
 800c874:	4613      	mov	r3, r2
 800c876:	009b      	lsls	r3, r3, #2
 800c878:	4413      	add	r3, r2
 800c87a:	009b      	lsls	r3, r3, #2
 800c87c:	4a15      	ldr	r2, [pc, #84]	; (800c8d4 <vTaskSwitchContext+0xc0>)
 800c87e:	4413      	add	r3, r2
 800c880:	60bb      	str	r3, [r7, #8]
 800c882:	68bb      	ldr	r3, [r7, #8]
 800c884:	685b      	ldr	r3, [r3, #4]
 800c886:	685a      	ldr	r2, [r3, #4]
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	605a      	str	r2, [r3, #4]
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	685a      	ldr	r2, [r3, #4]
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	3308      	adds	r3, #8
 800c894:	429a      	cmp	r2, r3
 800c896:	d104      	bne.n	800c8a2 <vTaskSwitchContext+0x8e>
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	685b      	ldr	r3, [r3, #4]
 800c89c:	685a      	ldr	r2, [r3, #4]
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	605a      	str	r2, [r3, #4]
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	685b      	ldr	r3, [r3, #4]
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	4a0b      	ldr	r2, [pc, #44]	; (800c8d8 <vTaskSwitchContext+0xc4>)
 800c8aa:	6013      	str	r3, [r2, #0]
 800c8ac:	4a08      	ldr	r2, [pc, #32]	; (800c8d0 <vTaskSwitchContext+0xbc>)
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c8b2:	4b09      	ldr	r3, [pc, #36]	; (800c8d8 <vTaskSwitchContext+0xc4>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	3354      	adds	r3, #84	; 0x54
 800c8b8:	4a08      	ldr	r2, [pc, #32]	; (800c8dc <vTaskSwitchContext+0xc8>)
 800c8ba:	6013      	str	r3, [r2, #0]
}
 800c8bc:	bf00      	nop
 800c8be:	3714      	adds	r7, #20
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c6:	4770      	bx	lr
 800c8c8:	20001bf0 	.word	0x20001bf0
 800c8cc:	20001bdc 	.word	0x20001bdc
 800c8d0:	20001bd0 	.word	0x20001bd0
 800c8d4:	200016f8 	.word	0x200016f8
 800c8d8:	200016f4 	.word	0x200016f4
 800c8dc:	2000015c 	.word	0x2000015c

0800c8e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b084      	sub	sp, #16
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d10c      	bne.n	800c90a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8f4:	b672      	cpsid	i
 800c8f6:	f383 8811 	msr	BASEPRI, r3
 800c8fa:	f3bf 8f6f 	isb	sy
 800c8fe:	f3bf 8f4f 	dsb	sy
 800c902:	b662      	cpsie	i
 800c904:	60fb      	str	r3, [r7, #12]
}
 800c906:	bf00      	nop
 800c908:	e7fe      	b.n	800c908 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c90a:	4b07      	ldr	r3, [pc, #28]	; (800c928 <vTaskPlaceOnEventList+0x48>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	3318      	adds	r3, #24
 800c910:	4619      	mov	r1, r3
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f7fe fdd9 	bl	800b4ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c918:	2101      	movs	r1, #1
 800c91a:	6838      	ldr	r0, [r7, #0]
 800c91c:	f000 fac6 	bl	800ceac <prvAddCurrentTaskToDelayedList>
}
 800c920:	bf00      	nop
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}
 800c928:	200016f4 	.word	0x200016f4

0800c92c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b086      	sub	sp, #24
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d10c      	bne.n	800c958 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800c93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c942:	b672      	cpsid	i
 800c944:	f383 8811 	msr	BASEPRI, r3
 800c948:	f3bf 8f6f 	isb	sy
 800c94c:	f3bf 8f4f 	dsb	sy
 800c950:	b662      	cpsie	i
 800c952:	617b      	str	r3, [r7, #20]
}
 800c954:	bf00      	nop
 800c956:	e7fe      	b.n	800c956 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c958:	4b0a      	ldr	r3, [pc, #40]	; (800c984 <vTaskPlaceOnEventListRestricted+0x58>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	3318      	adds	r3, #24
 800c95e:	4619      	mov	r1, r3
 800c960:	68f8      	ldr	r0, [r7, #12]
 800c962:	f7fe fd8e 	bl	800b482 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d002      	beq.n	800c972 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800c96c:	f04f 33ff 	mov.w	r3, #4294967295
 800c970:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c972:	6879      	ldr	r1, [r7, #4]
 800c974:	68b8      	ldr	r0, [r7, #8]
 800c976:	f000 fa99 	bl	800ceac <prvAddCurrentTaskToDelayedList>
	}
 800c97a:	bf00      	nop
 800c97c:	3718      	adds	r7, #24
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	200016f4 	.word	0x200016f4

0800c988 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b086      	sub	sp, #24
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	68db      	ldr	r3, [r3, #12]
 800c994:	68db      	ldr	r3, [r3, #12]
 800c996:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d10c      	bne.n	800c9b8 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a2:	b672      	cpsid	i
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	b662      	cpsie	i
 800c9b2:	60fb      	str	r3, [r7, #12]
}
 800c9b4:	bf00      	nop
 800c9b6:	e7fe      	b.n	800c9b6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	3318      	adds	r3, #24
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f7fe fdbd 	bl	800b53c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9c2:	4b1e      	ldr	r3, [pc, #120]	; (800ca3c <xTaskRemoveFromEventList+0xb4>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d11d      	bne.n	800ca06 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c9ca:	693b      	ldr	r3, [r7, #16]
 800c9cc:	3304      	adds	r3, #4
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	f7fe fdb4 	bl	800b53c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d8:	4b19      	ldr	r3, [pc, #100]	; (800ca40 <xTaskRemoveFromEventList+0xb8>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	d903      	bls.n	800c9e8 <xTaskRemoveFromEventList+0x60>
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9e4:	4a16      	ldr	r2, [pc, #88]	; (800ca40 <xTaskRemoveFromEventList+0xb8>)
 800c9e6:	6013      	str	r3, [r2, #0]
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9ec:	4613      	mov	r3, r2
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	4413      	add	r3, r2
 800c9f2:	009b      	lsls	r3, r3, #2
 800c9f4:	4a13      	ldr	r2, [pc, #76]	; (800ca44 <xTaskRemoveFromEventList+0xbc>)
 800c9f6:	441a      	add	r2, r3
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	3304      	adds	r3, #4
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	4610      	mov	r0, r2
 800ca00:	f7fe fd3f 	bl	800b482 <vListInsertEnd>
 800ca04:	e005      	b.n	800ca12 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	3318      	adds	r3, #24
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	480e      	ldr	r0, [pc, #56]	; (800ca48 <xTaskRemoveFromEventList+0xc0>)
 800ca0e:	f7fe fd38 	bl	800b482 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca16:	4b0d      	ldr	r3, [pc, #52]	; (800ca4c <xTaskRemoveFromEventList+0xc4>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d905      	bls.n	800ca2c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ca20:	2301      	movs	r3, #1
 800ca22:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ca24:	4b0a      	ldr	r3, [pc, #40]	; (800ca50 <xTaskRemoveFromEventList+0xc8>)
 800ca26:	2201      	movs	r2, #1
 800ca28:	601a      	str	r2, [r3, #0]
 800ca2a:	e001      	b.n	800ca30 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ca30:	697b      	ldr	r3, [r7, #20]
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	3718      	adds	r7, #24
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	20001bf0 	.word	0x20001bf0
 800ca40:	20001bd0 	.word	0x20001bd0
 800ca44:	200016f8 	.word	0x200016f8
 800ca48:	20001b88 	.word	0x20001b88
 800ca4c:	200016f4 	.word	0x200016f4
 800ca50:	20001bdc 	.word	0x20001bdc

0800ca54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ca54:	b480      	push	{r7}
 800ca56:	b083      	sub	sp, #12
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ca5c:	4b06      	ldr	r3, [pc, #24]	; (800ca78 <vTaskInternalSetTimeOutState+0x24>)
 800ca5e:	681a      	ldr	r2, [r3, #0]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ca64:	4b05      	ldr	r3, [pc, #20]	; (800ca7c <vTaskInternalSetTimeOutState+0x28>)
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	605a      	str	r2, [r3, #4]
}
 800ca6c:	bf00      	nop
 800ca6e:	370c      	adds	r7, #12
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr
 800ca78:	20001be0 	.word	0x20001be0
 800ca7c:	20001bcc 	.word	0x20001bcc

0800ca80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b088      	sub	sp, #32
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
 800ca88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d10c      	bne.n	800caaa <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800ca90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca94:	b672      	cpsid	i
 800ca96:	f383 8811 	msr	BASEPRI, r3
 800ca9a:	f3bf 8f6f 	isb	sy
 800ca9e:	f3bf 8f4f 	dsb	sy
 800caa2:	b662      	cpsie	i
 800caa4:	613b      	str	r3, [r7, #16]
}
 800caa6:	bf00      	nop
 800caa8:	e7fe      	b.n	800caa8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d10c      	bne.n	800caca <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800cab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab4:	b672      	cpsid	i
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	b662      	cpsie	i
 800cac4:	60fb      	str	r3, [r7, #12]
}
 800cac6:	bf00      	nop
 800cac8:	e7fe      	b.n	800cac8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800caca:	f000 ff6f 	bl	800d9ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cace:	4b1d      	ldr	r3, [pc, #116]	; (800cb44 <xTaskCheckForTimeOut+0xc4>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	685b      	ldr	r3, [r3, #4]
 800cad8:	69ba      	ldr	r2, [r7, #24]
 800cada:	1ad3      	subs	r3, r2, r3
 800cadc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cae6:	d102      	bne.n	800caee <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cae8:	2300      	movs	r3, #0
 800caea:	61fb      	str	r3, [r7, #28]
 800caec:	e023      	b.n	800cb36 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681a      	ldr	r2, [r3, #0]
 800caf2:	4b15      	ldr	r3, [pc, #84]	; (800cb48 <xTaskCheckForTimeOut+0xc8>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d007      	beq.n	800cb0a <xTaskCheckForTimeOut+0x8a>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	69ba      	ldr	r2, [r7, #24]
 800cb00:	429a      	cmp	r2, r3
 800cb02:	d302      	bcc.n	800cb0a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb04:	2301      	movs	r3, #1
 800cb06:	61fb      	str	r3, [r7, #28]
 800cb08:	e015      	b.n	800cb36 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	697a      	ldr	r2, [r7, #20]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d20b      	bcs.n	800cb2c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	681a      	ldr	r2, [r3, #0]
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	1ad2      	subs	r2, r2, r3
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f7ff ff97 	bl	800ca54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cb26:	2300      	movs	r3, #0
 800cb28:	61fb      	str	r3, [r7, #28]
 800cb2a:	e004      	b.n	800cb36 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cb32:	2301      	movs	r3, #1
 800cb34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cb36:	f000 ff6d 	bl	800da14 <vPortExitCritical>

	return xReturn;
 800cb3a:	69fb      	ldr	r3, [r7, #28]
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3720      	adds	r7, #32
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}
 800cb44:	20001bcc 	.word	0x20001bcc
 800cb48:	20001be0 	.word	0x20001be0

0800cb4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cb50:	4b03      	ldr	r3, [pc, #12]	; (800cb60 <vTaskMissedYield+0x14>)
 800cb52:	2201      	movs	r2, #1
 800cb54:	601a      	str	r2, [r3, #0]
}
 800cb56:	bf00      	nop
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr
 800cb60:	20001bdc 	.word	0x20001bdc

0800cb64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b082      	sub	sp, #8
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cb6c:	f000 f852 	bl	800cc14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cb70:	4b06      	ldr	r3, [pc, #24]	; (800cb8c <prvIdleTask+0x28>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	2b01      	cmp	r3, #1
 800cb76:	d9f9      	bls.n	800cb6c <prvIdleTask+0x8>
			{
				taskYIELD();
 800cb78:	4b05      	ldr	r3, [pc, #20]	; (800cb90 <prvIdleTask+0x2c>)
 800cb7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb7e:	601a      	str	r2, [r3, #0]
 800cb80:	f3bf 8f4f 	dsb	sy
 800cb84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cb88:	e7f0      	b.n	800cb6c <prvIdleTask+0x8>
 800cb8a:	bf00      	nop
 800cb8c:	200016f8 	.word	0x200016f8
 800cb90:	e000ed04 	.word	0xe000ed04

0800cb94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b082      	sub	sp, #8
 800cb98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	607b      	str	r3, [r7, #4]
 800cb9e:	e00c      	b.n	800cbba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	4613      	mov	r3, r2
 800cba4:	009b      	lsls	r3, r3, #2
 800cba6:	4413      	add	r3, r2
 800cba8:	009b      	lsls	r3, r3, #2
 800cbaa:	4a12      	ldr	r2, [pc, #72]	; (800cbf4 <prvInitialiseTaskLists+0x60>)
 800cbac:	4413      	add	r3, r2
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f7fe fc3a 	bl	800b428 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	607b      	str	r3, [r7, #4]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2b37      	cmp	r3, #55	; 0x37
 800cbbe:	d9ef      	bls.n	800cba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cbc0:	480d      	ldr	r0, [pc, #52]	; (800cbf8 <prvInitialiseTaskLists+0x64>)
 800cbc2:	f7fe fc31 	bl	800b428 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cbc6:	480d      	ldr	r0, [pc, #52]	; (800cbfc <prvInitialiseTaskLists+0x68>)
 800cbc8:	f7fe fc2e 	bl	800b428 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cbcc:	480c      	ldr	r0, [pc, #48]	; (800cc00 <prvInitialiseTaskLists+0x6c>)
 800cbce:	f7fe fc2b 	bl	800b428 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cbd2:	480c      	ldr	r0, [pc, #48]	; (800cc04 <prvInitialiseTaskLists+0x70>)
 800cbd4:	f7fe fc28 	bl	800b428 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cbd8:	480b      	ldr	r0, [pc, #44]	; (800cc08 <prvInitialiseTaskLists+0x74>)
 800cbda:	f7fe fc25 	bl	800b428 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cbde:	4b0b      	ldr	r3, [pc, #44]	; (800cc0c <prvInitialiseTaskLists+0x78>)
 800cbe0:	4a05      	ldr	r2, [pc, #20]	; (800cbf8 <prvInitialiseTaskLists+0x64>)
 800cbe2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cbe4:	4b0a      	ldr	r3, [pc, #40]	; (800cc10 <prvInitialiseTaskLists+0x7c>)
 800cbe6:	4a05      	ldr	r2, [pc, #20]	; (800cbfc <prvInitialiseTaskLists+0x68>)
 800cbe8:	601a      	str	r2, [r3, #0]
}
 800cbea:	bf00      	nop
 800cbec:	3708      	adds	r7, #8
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}
 800cbf2:	bf00      	nop
 800cbf4:	200016f8 	.word	0x200016f8
 800cbf8:	20001b58 	.word	0x20001b58
 800cbfc:	20001b6c 	.word	0x20001b6c
 800cc00:	20001b88 	.word	0x20001b88
 800cc04:	20001b9c 	.word	0x20001b9c
 800cc08:	20001bb4 	.word	0x20001bb4
 800cc0c:	20001b80 	.word	0x20001b80
 800cc10:	20001b84 	.word	0x20001b84

0800cc14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc1a:	e019      	b.n	800cc50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cc1c:	f000 fec6 	bl	800d9ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc20:	4b10      	ldr	r3, [pc, #64]	; (800cc64 <prvCheckTasksWaitingTermination+0x50>)
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	68db      	ldr	r3, [r3, #12]
 800cc26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	3304      	adds	r3, #4
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7fe fc85 	bl	800b53c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cc32:	4b0d      	ldr	r3, [pc, #52]	; (800cc68 <prvCheckTasksWaitingTermination+0x54>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	3b01      	subs	r3, #1
 800cc38:	4a0b      	ldr	r2, [pc, #44]	; (800cc68 <prvCheckTasksWaitingTermination+0x54>)
 800cc3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cc3c:	4b0b      	ldr	r3, [pc, #44]	; (800cc6c <prvCheckTasksWaitingTermination+0x58>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	3b01      	subs	r3, #1
 800cc42:	4a0a      	ldr	r2, [pc, #40]	; (800cc6c <prvCheckTasksWaitingTermination+0x58>)
 800cc44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cc46:	f000 fee5 	bl	800da14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 f848 	bl	800cce0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc50:	4b06      	ldr	r3, [pc, #24]	; (800cc6c <prvCheckTasksWaitingTermination+0x58>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d1e1      	bne.n	800cc1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cc58:	bf00      	nop
 800cc5a:	bf00      	nop
 800cc5c:	3708      	adds	r7, #8
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}
 800cc62:	bf00      	nop
 800cc64:	20001b9c 	.word	0x20001b9c
 800cc68:	20001bc8 	.word	0x20001bc8
 800cc6c:	20001bb0 	.word	0x20001bb0

0800cc70 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800cc70:	b480      	push	{r7}
 800cc72:	b085      	sub	sp, #20
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800cc78:	2300      	movs	r3, #0
 800cc7a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800cc7c:	e005      	b.n	800cc8a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	3301      	adds	r3, #1
 800cc82:	607b      	str	r3, [r7, #4]
			ulCount++;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	3301      	adds	r3, #1
 800cc88:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2ba5      	cmp	r3, #165	; 0xa5
 800cc90:	d0f5      	beq.n	800cc7e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	089b      	lsrs	r3, r3, #2
 800cc96:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	b29b      	uxth	r3, r3
	}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	3714      	adds	r7, #20
 800cca0:	46bd      	mov	sp, r7
 800cca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca6:	4770      	bx	lr

0800cca8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b086      	sub	sp, #24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d102      	bne.n	800ccbc <uxTaskGetStackHighWaterMark+0x14>
 800ccb6:	4b09      	ldr	r3, [pc, #36]	; (800ccdc <uxTaskGetStackHighWaterMark+0x34>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	e000      	b.n	800ccbe <uxTaskGetStackHighWaterMark+0x16>
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccc4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800ccc6:	6938      	ldr	r0, [r7, #16]
 800ccc8:	f7ff ffd2 	bl	800cc70 <prvTaskCheckFreeStackSpace>
 800cccc:	4603      	mov	r3, r0
 800ccce:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
	}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	3718      	adds	r7, #24
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}
 800ccda:	bf00      	nop
 800ccdc:	200016f4 	.word	0x200016f4

0800cce0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	3354      	adds	r3, #84	; 0x54
 800ccec:	4618      	mov	r0, r3
 800ccee:	f001 ffb1 	bl	800ec54 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d108      	bne.n	800cd0e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd00:	4618      	mov	r0, r3
 800cd02:	f001 f849 	bl	800dd98 <vPortFree>
				vPortFree( pxTCB );
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f001 f846 	bl	800dd98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cd0c:	e01a      	b.n	800cd44 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cd14:	2b01      	cmp	r3, #1
 800cd16:	d103      	bne.n	800cd20 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f001 f83d 	bl	800dd98 <vPortFree>
	}
 800cd1e:	e011      	b.n	800cd44 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cd26:	2b02      	cmp	r3, #2
 800cd28:	d00c      	beq.n	800cd44 <prvDeleteTCB+0x64>
	__asm volatile
 800cd2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd2e:	b672      	cpsid	i
 800cd30:	f383 8811 	msr	BASEPRI, r3
 800cd34:	f3bf 8f6f 	isb	sy
 800cd38:	f3bf 8f4f 	dsb	sy
 800cd3c:	b662      	cpsie	i
 800cd3e:	60fb      	str	r3, [r7, #12]
}
 800cd40:	bf00      	nop
 800cd42:	e7fe      	b.n	800cd42 <prvDeleteTCB+0x62>
	}
 800cd44:	bf00      	nop
 800cd46:	3710      	adds	r7, #16
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}

0800cd4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b083      	sub	sp, #12
 800cd50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd52:	4b0c      	ldr	r3, [pc, #48]	; (800cd84 <prvResetNextTaskUnblockTime+0x38>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d104      	bne.n	800cd66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd5c:	4b0a      	ldr	r3, [pc, #40]	; (800cd88 <prvResetNextTaskUnblockTime+0x3c>)
 800cd5e:	f04f 32ff 	mov.w	r2, #4294967295
 800cd62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd64:	e008      	b.n	800cd78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd66:	4b07      	ldr	r3, [pc, #28]	; (800cd84 <prvResetNextTaskUnblockTime+0x38>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	68db      	ldr	r3, [r3, #12]
 800cd6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	4a04      	ldr	r2, [pc, #16]	; (800cd88 <prvResetNextTaskUnblockTime+0x3c>)
 800cd76:	6013      	str	r3, [r2, #0]
}
 800cd78:	bf00      	nop
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr
 800cd84:	20001b80 	.word	0x20001b80
 800cd88:	20001be8 	.word	0x20001be8

0800cd8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b083      	sub	sp, #12
 800cd90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cd92:	4b0b      	ldr	r3, [pc, #44]	; (800cdc0 <xTaskGetSchedulerState+0x34>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d102      	bne.n	800cda0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	607b      	str	r3, [r7, #4]
 800cd9e:	e008      	b.n	800cdb2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cda0:	4b08      	ldr	r3, [pc, #32]	; (800cdc4 <xTaskGetSchedulerState+0x38>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d102      	bne.n	800cdae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cda8:	2302      	movs	r3, #2
 800cdaa:	607b      	str	r3, [r7, #4]
 800cdac:	e001      	b.n	800cdb2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cdb2:	687b      	ldr	r3, [r7, #4]
	}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	370c      	adds	r7, #12
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr
 800cdc0:	20001bd4 	.word	0x20001bd4
 800cdc4:	20001bf0 	.word	0x20001bf0

0800cdc8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b086      	sub	sp, #24
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d05a      	beq.n	800ce94 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cdde:	4b30      	ldr	r3, [pc, #192]	; (800cea0 <xTaskPriorityDisinherit+0xd8>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	693a      	ldr	r2, [r7, #16]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d00c      	beq.n	800ce02 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800cde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdec:	b672      	cpsid	i
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	b662      	cpsie	i
 800cdfc:	60fb      	str	r3, [r7, #12]
}
 800cdfe:	bf00      	nop
 800ce00:	e7fe      	b.n	800ce00 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d10c      	bne.n	800ce24 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ce0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce0e:	b672      	cpsid	i
 800ce10:	f383 8811 	msr	BASEPRI, r3
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	f3bf 8f4f 	dsb	sy
 800ce1c:	b662      	cpsie	i
 800ce1e:	60bb      	str	r3, [r7, #8]
}
 800ce20:	bf00      	nop
 800ce22:	e7fe      	b.n	800ce22 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce28:	1e5a      	subs	r2, r3, #1
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce36:	429a      	cmp	r2, r3
 800ce38:	d02c      	beq.n	800ce94 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d128      	bne.n	800ce94 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	3304      	adds	r3, #4
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7fe fb78 	bl	800b53c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce58:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce64:	4b0f      	ldr	r3, [pc, #60]	; (800cea4 <xTaskPriorityDisinherit+0xdc>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d903      	bls.n	800ce74 <xTaskPriorityDisinherit+0xac>
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce70:	4a0c      	ldr	r2, [pc, #48]	; (800cea4 <xTaskPriorityDisinherit+0xdc>)
 800ce72:	6013      	str	r3, [r2, #0]
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce78:	4613      	mov	r3, r2
 800ce7a:	009b      	lsls	r3, r3, #2
 800ce7c:	4413      	add	r3, r2
 800ce7e:	009b      	lsls	r3, r3, #2
 800ce80:	4a09      	ldr	r2, [pc, #36]	; (800cea8 <xTaskPriorityDisinherit+0xe0>)
 800ce82:	441a      	add	r2, r3
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	3304      	adds	r3, #4
 800ce88:	4619      	mov	r1, r3
 800ce8a:	4610      	mov	r0, r2
 800ce8c:	f7fe faf9 	bl	800b482 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ce90:	2301      	movs	r3, #1
 800ce92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce94:	697b      	ldr	r3, [r7, #20]
	}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3718      	adds	r7, #24
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	200016f4 	.word	0x200016f4
 800cea4:	20001bd0 	.word	0x20001bd0
 800cea8:	200016f8 	.word	0x200016f8

0800ceac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ceb6:	4b21      	ldr	r3, [pc, #132]	; (800cf3c <prvAddCurrentTaskToDelayedList+0x90>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cebc:	4b20      	ldr	r3, [pc, #128]	; (800cf40 <prvAddCurrentTaskToDelayedList+0x94>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	3304      	adds	r3, #4
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7fe fb3a 	bl	800b53c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cece:	d10a      	bne.n	800cee6 <prvAddCurrentTaskToDelayedList+0x3a>
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d007      	beq.n	800cee6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ced6:	4b1a      	ldr	r3, [pc, #104]	; (800cf40 <prvAddCurrentTaskToDelayedList+0x94>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	3304      	adds	r3, #4
 800cedc:	4619      	mov	r1, r3
 800cede:	4819      	ldr	r0, [pc, #100]	; (800cf44 <prvAddCurrentTaskToDelayedList+0x98>)
 800cee0:	f7fe facf 	bl	800b482 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cee4:	e026      	b.n	800cf34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	4413      	add	r3, r2
 800ceec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ceee:	4b14      	ldr	r3, [pc, #80]	; (800cf40 <prvAddCurrentTaskToDelayedList+0x94>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	68ba      	ldr	r2, [r7, #8]
 800cef4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cef6:	68ba      	ldr	r2, [r7, #8]
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d209      	bcs.n	800cf12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cefe:	4b12      	ldr	r3, [pc, #72]	; (800cf48 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cf00:	681a      	ldr	r2, [r3, #0]
 800cf02:	4b0f      	ldr	r3, [pc, #60]	; (800cf40 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	3304      	adds	r3, #4
 800cf08:	4619      	mov	r1, r3
 800cf0a:	4610      	mov	r0, r2
 800cf0c:	f7fe fadd 	bl	800b4ca <vListInsert>
}
 800cf10:	e010      	b.n	800cf34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf12:	4b0e      	ldr	r3, [pc, #56]	; (800cf4c <prvAddCurrentTaskToDelayedList+0xa0>)
 800cf14:	681a      	ldr	r2, [r3, #0]
 800cf16:	4b0a      	ldr	r3, [pc, #40]	; (800cf40 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	3304      	adds	r3, #4
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	4610      	mov	r0, r2
 800cf20:	f7fe fad3 	bl	800b4ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf24:	4b0a      	ldr	r3, [pc, #40]	; (800cf50 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	68ba      	ldr	r2, [r7, #8]
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d202      	bcs.n	800cf34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cf2e:	4a08      	ldr	r2, [pc, #32]	; (800cf50 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	6013      	str	r3, [r2, #0]
}
 800cf34:	bf00      	nop
 800cf36:	3710      	adds	r7, #16
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd80      	pop	{r7, pc}
 800cf3c:	20001bcc 	.word	0x20001bcc
 800cf40:	200016f4 	.word	0x200016f4
 800cf44:	20001bb4 	.word	0x20001bb4
 800cf48:	20001b84 	.word	0x20001b84
 800cf4c:	20001b80 	.word	0x20001b80
 800cf50:	20001be8 	.word	0x20001be8

0800cf54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b08a      	sub	sp, #40	; 0x28
 800cf58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cf5e:	f000 fbb5 	bl	800d6cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cf62:	4b1d      	ldr	r3, [pc, #116]	; (800cfd8 <xTimerCreateTimerTask+0x84>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d021      	beq.n	800cfae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cf72:	1d3a      	adds	r2, r7, #4
 800cf74:	f107 0108 	add.w	r1, r7, #8
 800cf78:	f107 030c 	add.w	r3, r7, #12
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f7fe fa39 	bl	800b3f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cf82:	6879      	ldr	r1, [r7, #4]
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	68fa      	ldr	r2, [r7, #12]
 800cf88:	9202      	str	r2, [sp, #8]
 800cf8a:	9301      	str	r3, [sp, #4]
 800cf8c:	2302      	movs	r3, #2
 800cf8e:	9300      	str	r3, [sp, #0]
 800cf90:	2300      	movs	r3, #0
 800cf92:	460a      	mov	r2, r1
 800cf94:	4911      	ldr	r1, [pc, #68]	; (800cfdc <xTimerCreateTimerTask+0x88>)
 800cf96:	4812      	ldr	r0, [pc, #72]	; (800cfe0 <xTimerCreateTimerTask+0x8c>)
 800cf98:	f7ff f846 	bl	800c028 <xTaskCreateStatic>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	4a11      	ldr	r2, [pc, #68]	; (800cfe4 <xTimerCreateTimerTask+0x90>)
 800cfa0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cfa2:	4b10      	ldr	r3, [pc, #64]	; (800cfe4 <xTimerCreateTimerTask+0x90>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d001      	beq.n	800cfae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cfaa:	2301      	movs	r3, #1
 800cfac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d10c      	bne.n	800cfce <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800cfb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb8:	b672      	cpsid	i
 800cfba:	f383 8811 	msr	BASEPRI, r3
 800cfbe:	f3bf 8f6f 	isb	sy
 800cfc2:	f3bf 8f4f 	dsb	sy
 800cfc6:	b662      	cpsie	i
 800cfc8:	613b      	str	r3, [r7, #16]
}
 800cfca:	bf00      	nop
 800cfcc:	e7fe      	b.n	800cfcc <xTimerCreateTimerTask+0x78>
	return xReturn;
 800cfce:	697b      	ldr	r3, [r7, #20]
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3718      	adds	r7, #24
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	20001c24 	.word	0x20001c24
 800cfdc:	0800ef08 	.word	0x0800ef08
 800cfe0:	0800d265 	.word	0x0800d265
 800cfe4:	20001c28 	.word	0x20001c28

0800cfe8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b088      	sub	sp, #32
 800cfec:	af02      	add	r7, sp, #8
 800cfee:	60f8      	str	r0, [r7, #12]
 800cff0:	60b9      	str	r1, [r7, #8]
 800cff2:	607a      	str	r2, [r7, #4]
 800cff4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800cff6:	202c      	movs	r0, #44	; 0x2c
 800cff8:	f000 fe04 	bl	800dc04 <pvPortMalloc>
 800cffc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d00d      	beq.n	800d020 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	2200      	movs	r2, #0
 800d008:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	9301      	str	r3, [sp, #4]
 800d010:	6a3b      	ldr	r3, [r7, #32]
 800d012:	9300      	str	r3, [sp, #0]
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	687a      	ldr	r2, [r7, #4]
 800d018:	68b9      	ldr	r1, [r7, #8]
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f000 f847 	bl	800d0ae <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d020:	697b      	ldr	r3, [r7, #20]
	}
 800d022:	4618      	mov	r0, r3
 800d024:	3718      	adds	r7, #24
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}

0800d02a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d02a:	b580      	push	{r7, lr}
 800d02c:	b08a      	sub	sp, #40	; 0x28
 800d02e:	af02      	add	r7, sp, #8
 800d030:	60f8      	str	r0, [r7, #12]
 800d032:	60b9      	str	r1, [r7, #8]
 800d034:	607a      	str	r2, [r7, #4]
 800d036:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d038:	232c      	movs	r3, #44	; 0x2c
 800d03a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	2b2c      	cmp	r3, #44	; 0x2c
 800d040:	d00c      	beq.n	800d05c <xTimerCreateStatic+0x32>
	__asm volatile
 800d042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d046:	b672      	cpsid	i
 800d048:	f383 8811 	msr	BASEPRI, r3
 800d04c:	f3bf 8f6f 	isb	sy
 800d050:	f3bf 8f4f 	dsb	sy
 800d054:	b662      	cpsie	i
 800d056:	61bb      	str	r3, [r7, #24]
}
 800d058:	bf00      	nop
 800d05a:	e7fe      	b.n	800d05a <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d05c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d060:	2b00      	cmp	r3, #0
 800d062:	d10c      	bne.n	800d07e <xTimerCreateStatic+0x54>
	__asm volatile
 800d064:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d068:	b672      	cpsid	i
 800d06a:	f383 8811 	msr	BASEPRI, r3
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f3bf 8f4f 	dsb	sy
 800d076:	b662      	cpsie	i
 800d078:	617b      	str	r3, [r7, #20]
}
 800d07a:	bf00      	nop
 800d07c:	e7fe      	b.n	800d07c <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d080:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d082:	69fb      	ldr	r3, [r7, #28]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d00d      	beq.n	800d0a4 <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d088:	69fb      	ldr	r3, [r7, #28]
 800d08a:	2202      	movs	r2, #2
 800d08c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d090:	69fb      	ldr	r3, [r7, #28]
 800d092:	9301      	str	r3, [sp, #4]
 800d094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d096:	9300      	str	r3, [sp, #0]
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	68b9      	ldr	r1, [r7, #8]
 800d09e:	68f8      	ldr	r0, [r7, #12]
 800d0a0:	f000 f805 	bl	800d0ae <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d0a4:	69fb      	ldr	r3, [r7, #28]
	}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3720      	adds	r7, #32
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d0ae:	b580      	push	{r7, lr}
 800d0b0:	b086      	sub	sp, #24
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	60f8      	str	r0, [r7, #12]
 800d0b6:	60b9      	str	r1, [r7, #8]
 800d0b8:	607a      	str	r2, [r7, #4]
 800d0ba:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d10c      	bne.n	800d0dc <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800d0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c6:	b672      	cpsid	i
 800d0c8:	f383 8811 	msr	BASEPRI, r3
 800d0cc:	f3bf 8f6f 	isb	sy
 800d0d0:	f3bf 8f4f 	dsb	sy
 800d0d4:	b662      	cpsie	i
 800d0d6:	617b      	str	r3, [r7, #20]
}
 800d0d8:	bf00      	nop
 800d0da:	e7fe      	b.n	800d0da <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800d0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d01e      	beq.n	800d120 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d0e2:	f000 faf3 	bl	800d6cc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e8:	68fa      	ldr	r2, [r7, #12]
 800d0ea:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ee:	68ba      	ldr	r2, [r7, #8]
 800d0f0:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	683a      	ldr	r2, [r7, #0]
 800d0f6:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fa:	6a3a      	ldr	r2, [r7, #32]
 800d0fc:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	3304      	adds	r3, #4
 800d102:	4618      	mov	r0, r3
 800d104:	f7fe f9b0 	bl	800b468 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d008      	beq.n	800d120 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d110:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d114:	f043 0304 	orr.w	r3, r3, #4
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d120:	bf00      	nop
 800d122:	3718      	adds	r7, #24
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b08a      	sub	sp, #40	; 0x28
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	60f8      	str	r0, [r7, #12]
 800d130:	60b9      	str	r1, [r7, #8]
 800d132:	607a      	str	r2, [r7, #4]
 800d134:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d136:	2300      	movs	r3, #0
 800d138:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d10c      	bne.n	800d15a <xTimerGenericCommand+0x32>
	__asm volatile
 800d140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d144:	b672      	cpsid	i
 800d146:	f383 8811 	msr	BASEPRI, r3
 800d14a:	f3bf 8f6f 	isb	sy
 800d14e:	f3bf 8f4f 	dsb	sy
 800d152:	b662      	cpsie	i
 800d154:	623b      	str	r3, [r7, #32]
}
 800d156:	bf00      	nop
 800d158:	e7fe      	b.n	800d158 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d15a:	4b1a      	ldr	r3, [pc, #104]	; (800d1c4 <xTimerGenericCommand+0x9c>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d02a      	beq.n	800d1b8 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d16e:	68bb      	ldr	r3, [r7, #8]
 800d170:	2b05      	cmp	r3, #5
 800d172:	dc18      	bgt.n	800d1a6 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d174:	f7ff fe0a 	bl	800cd8c <xTaskGetSchedulerState>
 800d178:	4603      	mov	r3, r0
 800d17a:	2b02      	cmp	r3, #2
 800d17c:	d109      	bne.n	800d192 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d17e:	4b11      	ldr	r3, [pc, #68]	; (800d1c4 <xTimerGenericCommand+0x9c>)
 800d180:	6818      	ldr	r0, [r3, #0]
 800d182:	f107 0110 	add.w	r1, r7, #16
 800d186:	2300      	movs	r3, #0
 800d188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d18a:	f7fe fb53 	bl	800b834 <xQueueGenericSend>
 800d18e:	6278      	str	r0, [r7, #36]	; 0x24
 800d190:	e012      	b.n	800d1b8 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d192:	4b0c      	ldr	r3, [pc, #48]	; (800d1c4 <xTimerGenericCommand+0x9c>)
 800d194:	6818      	ldr	r0, [r3, #0]
 800d196:	f107 0110 	add.w	r1, r7, #16
 800d19a:	2300      	movs	r3, #0
 800d19c:	2200      	movs	r2, #0
 800d19e:	f7fe fb49 	bl	800b834 <xQueueGenericSend>
 800d1a2:	6278      	str	r0, [r7, #36]	; 0x24
 800d1a4:	e008      	b.n	800d1b8 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d1a6:	4b07      	ldr	r3, [pc, #28]	; (800d1c4 <xTimerGenericCommand+0x9c>)
 800d1a8:	6818      	ldr	r0, [r3, #0]
 800d1aa:	f107 0110 	add.w	r1, r7, #16
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	683a      	ldr	r2, [r7, #0]
 800d1b2:	f7fe fc45 	bl	800ba40 <xQueueGenericSendFromISR>
 800d1b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3728      	adds	r7, #40	; 0x28
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20001c24 	.word	0x20001c24

0800d1c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b088      	sub	sp, #32
 800d1cc:	af02      	add	r7, sp, #8
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1d2:	4b23      	ldr	r3, [pc, #140]	; (800d260 <prvProcessExpiredTimer+0x98>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	68db      	ldr	r3, [r3, #12]
 800d1d8:	68db      	ldr	r3, [r3, #12]
 800d1da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	3304      	adds	r3, #4
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	f7fe f9ab 	bl	800b53c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1ec:	f003 0304 	and.w	r3, r3, #4
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d024      	beq.n	800d23e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d1f4:	697b      	ldr	r3, [r7, #20]
 800d1f6:	699a      	ldr	r2, [r3, #24]
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	18d1      	adds	r1, r2, r3
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	683a      	ldr	r2, [r7, #0]
 800d200:	6978      	ldr	r0, [r7, #20]
 800d202:	f000 f8d3 	bl	800d3ac <prvInsertTimerInActiveList>
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d021      	beq.n	800d250 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d20c:	2300      	movs	r3, #0
 800d20e:	9300      	str	r3, [sp, #0]
 800d210:	2300      	movs	r3, #0
 800d212:	687a      	ldr	r2, [r7, #4]
 800d214:	2100      	movs	r1, #0
 800d216:	6978      	ldr	r0, [r7, #20]
 800d218:	f7ff ff86 	bl	800d128 <xTimerGenericCommand>
 800d21c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d115      	bne.n	800d250 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800d224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d228:	b672      	cpsid	i
 800d22a:	f383 8811 	msr	BASEPRI, r3
 800d22e:	f3bf 8f6f 	isb	sy
 800d232:	f3bf 8f4f 	dsb	sy
 800d236:	b662      	cpsie	i
 800d238:	60fb      	str	r3, [r7, #12]
}
 800d23a:	bf00      	nop
 800d23c:	e7fe      	b.n	800d23c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d244:	f023 0301 	bic.w	r3, r3, #1
 800d248:	b2da      	uxtb	r2, r3
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d250:	697b      	ldr	r3, [r7, #20]
 800d252:	6a1b      	ldr	r3, [r3, #32]
 800d254:	6978      	ldr	r0, [r7, #20]
 800d256:	4798      	blx	r3
}
 800d258:	bf00      	nop
 800d25a:	3718      	adds	r7, #24
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}
 800d260:	20001c1c 	.word	0x20001c1c

0800d264 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d26c:	f107 0308 	add.w	r3, r7, #8
 800d270:	4618      	mov	r0, r3
 800d272:	f000 f857 	bl	800d324 <prvGetNextExpireTime>
 800d276:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	4619      	mov	r1, r3
 800d27c:	68f8      	ldr	r0, [r7, #12]
 800d27e:	f000 f803 	bl	800d288 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d282:	f000 f8d5 	bl	800d430 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d286:	e7f1      	b.n	800d26c <prvTimerTask+0x8>

0800d288 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b084      	sub	sp, #16
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d292:	f7ff f933 	bl	800c4fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d296:	f107 0308 	add.w	r3, r7, #8
 800d29a:	4618      	mov	r0, r3
 800d29c:	f000 f866 	bl	800d36c <prvSampleTimeNow>
 800d2a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d130      	bne.n	800d30a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d10a      	bne.n	800d2c4 <prvProcessTimerOrBlockTask+0x3c>
 800d2ae:	687a      	ldr	r2, [r7, #4]
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	429a      	cmp	r2, r3
 800d2b4:	d806      	bhi.n	800d2c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d2b6:	f7ff f92f 	bl	800c518 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d2ba:	68f9      	ldr	r1, [r7, #12]
 800d2bc:	6878      	ldr	r0, [r7, #4]
 800d2be:	f7ff ff83 	bl	800d1c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d2c2:	e024      	b.n	800d30e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d008      	beq.n	800d2dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d2ca:	4b13      	ldr	r3, [pc, #76]	; (800d318 <prvProcessTimerOrBlockTask+0x90>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d101      	bne.n	800d2d8 <prvProcessTimerOrBlockTask+0x50>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	e000      	b.n	800d2da <prvProcessTimerOrBlockTask+0x52>
 800d2d8:	2300      	movs	r3, #0
 800d2da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d2dc:	4b0f      	ldr	r3, [pc, #60]	; (800d31c <prvProcessTimerOrBlockTask+0x94>)
 800d2de:	6818      	ldr	r0, [r3, #0]
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	1ad3      	subs	r3, r2, r3
 800d2e6:	683a      	ldr	r2, [r7, #0]
 800d2e8:	4619      	mov	r1, r3
 800d2ea:	f7fe fe69 	bl	800bfc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d2ee:	f7ff f913 	bl	800c518 <xTaskResumeAll>
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d10a      	bne.n	800d30e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d2f8:	4b09      	ldr	r3, [pc, #36]	; (800d320 <prvProcessTimerOrBlockTask+0x98>)
 800d2fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2fe:	601a      	str	r2, [r3, #0]
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	f3bf 8f6f 	isb	sy
}
 800d308:	e001      	b.n	800d30e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d30a:	f7ff f905 	bl	800c518 <xTaskResumeAll>
}
 800d30e:	bf00      	nop
 800d310:	3710      	adds	r7, #16
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}
 800d316:	bf00      	nop
 800d318:	20001c20 	.word	0x20001c20
 800d31c:	20001c24 	.word	0x20001c24
 800d320:	e000ed04 	.word	0xe000ed04

0800d324 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d32c:	4b0e      	ldr	r3, [pc, #56]	; (800d368 <prvGetNextExpireTime+0x44>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <prvGetNextExpireTime+0x16>
 800d336:	2201      	movs	r2, #1
 800d338:	e000      	b.n	800d33c <prvGetNextExpireTime+0x18>
 800d33a:	2200      	movs	r2, #0
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d105      	bne.n	800d354 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d348:	4b07      	ldr	r3, [pc, #28]	; (800d368 <prvGetNextExpireTime+0x44>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	68db      	ldr	r3, [r3, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	60fb      	str	r3, [r7, #12]
 800d352:	e001      	b.n	800d358 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d354:	2300      	movs	r3, #0
 800d356:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d358:	68fb      	ldr	r3, [r7, #12]
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3714      	adds	r7, #20
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	20001c1c 	.word	0x20001c1c

0800d36c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d374:	f7ff f970 	bl	800c658 <xTaskGetTickCount>
 800d378:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d37a:	4b0b      	ldr	r3, [pc, #44]	; (800d3a8 <prvSampleTimeNow+0x3c>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	429a      	cmp	r2, r3
 800d382:	d205      	bcs.n	800d390 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d384:	f000 f93c 	bl	800d600 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2201      	movs	r2, #1
 800d38c:	601a      	str	r2, [r3, #0]
 800d38e:	e002      	b.n	800d396 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2200      	movs	r2, #0
 800d394:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d396:	4a04      	ldr	r2, [pc, #16]	; (800d3a8 <prvSampleTimeNow+0x3c>)
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d39c:	68fb      	ldr	r3, [r7, #12]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3710      	adds	r7, #16
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20001c2c 	.word	0x20001c2c

0800d3ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b086      	sub	sp, #24
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	607a      	str	r2, [r7, #4]
 800d3b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	68ba      	ldr	r2, [r7, #8]
 800d3c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	68fa      	ldr	r2, [r7, #12]
 800d3c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d3ca:	68ba      	ldr	r2, [r7, #8]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	429a      	cmp	r2, r3
 800d3d0:	d812      	bhi.n	800d3f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	1ad2      	subs	r2, r2, r3
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	699b      	ldr	r3, [r3, #24]
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d302      	bcc.n	800d3e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	617b      	str	r3, [r7, #20]
 800d3e4:	e01b      	b.n	800d41e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d3e6:	4b10      	ldr	r3, [pc, #64]	; (800d428 <prvInsertTimerInActiveList+0x7c>)
 800d3e8:	681a      	ldr	r2, [r3, #0]
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	4619      	mov	r1, r3
 800d3f0:	4610      	mov	r0, r2
 800d3f2:	f7fe f86a 	bl	800b4ca <vListInsert>
 800d3f6:	e012      	b.n	800d41e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d3f8:	687a      	ldr	r2, [r7, #4]
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	429a      	cmp	r2, r3
 800d3fe:	d206      	bcs.n	800d40e <prvInsertTimerInActiveList+0x62>
 800d400:	68ba      	ldr	r2, [r7, #8]
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	429a      	cmp	r2, r3
 800d406:	d302      	bcc.n	800d40e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d408:	2301      	movs	r3, #1
 800d40a:	617b      	str	r3, [r7, #20]
 800d40c:	e007      	b.n	800d41e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d40e:	4b07      	ldr	r3, [pc, #28]	; (800d42c <prvInsertTimerInActiveList+0x80>)
 800d410:	681a      	ldr	r2, [r3, #0]
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	3304      	adds	r3, #4
 800d416:	4619      	mov	r1, r3
 800d418:	4610      	mov	r0, r2
 800d41a:	f7fe f856 	bl	800b4ca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d41e:	697b      	ldr	r3, [r7, #20]
}
 800d420:	4618      	mov	r0, r3
 800d422:	3718      	adds	r7, #24
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}
 800d428:	20001c20 	.word	0x20001c20
 800d42c:	20001c1c 	.word	0x20001c1c

0800d430 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b08e      	sub	sp, #56	; 0x38
 800d434:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d436:	e0d0      	b.n	800d5da <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	da1a      	bge.n	800d474 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d43e:	1d3b      	adds	r3, r7, #4
 800d440:	3304      	adds	r3, #4
 800d442:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d446:	2b00      	cmp	r3, #0
 800d448:	d10c      	bne.n	800d464 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800d44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d44e:	b672      	cpsid	i
 800d450:	f383 8811 	msr	BASEPRI, r3
 800d454:	f3bf 8f6f 	isb	sy
 800d458:	f3bf 8f4f 	dsb	sy
 800d45c:	b662      	cpsie	i
 800d45e:	61fb      	str	r3, [r7, #28]
}
 800d460:	bf00      	nop
 800d462:	e7fe      	b.n	800d462 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d46a:	6850      	ldr	r0, [r2, #4]
 800d46c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d46e:	6892      	ldr	r2, [r2, #8]
 800d470:	4611      	mov	r1, r2
 800d472:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2b00      	cmp	r3, #0
 800d478:	f2c0 80af 	blt.w	800d5da <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d482:	695b      	ldr	r3, [r3, #20]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d004      	beq.n	800d492 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d48a:	3304      	adds	r3, #4
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7fe f855 	bl	800b53c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d492:	463b      	mov	r3, r7
 800d494:	4618      	mov	r0, r3
 800d496:	f7ff ff69 	bl	800d36c <prvSampleTimeNow>
 800d49a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2b09      	cmp	r3, #9
 800d4a0:	f200 809a 	bhi.w	800d5d8 <prvProcessReceivedCommands+0x1a8>
 800d4a4:	a201      	add	r2, pc, #4	; (adr r2, 800d4ac <prvProcessReceivedCommands+0x7c>)
 800d4a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4aa:	bf00      	nop
 800d4ac:	0800d4d5 	.word	0x0800d4d5
 800d4b0:	0800d4d5 	.word	0x0800d4d5
 800d4b4:	0800d4d5 	.word	0x0800d4d5
 800d4b8:	0800d54d 	.word	0x0800d54d
 800d4bc:	0800d561 	.word	0x0800d561
 800d4c0:	0800d5af 	.word	0x0800d5af
 800d4c4:	0800d4d5 	.word	0x0800d4d5
 800d4c8:	0800d4d5 	.word	0x0800d4d5
 800d4cc:	0800d54d 	.word	0x0800d54d
 800d4d0:	0800d561 	.word	0x0800d561
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4da:	f043 0301 	orr.w	r3, r3, #1
 800d4de:	b2da      	uxtb	r2, r3
 800d4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d4e6:	68ba      	ldr	r2, [r7, #8]
 800d4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ea:	699b      	ldr	r3, [r3, #24]
 800d4ec:	18d1      	adds	r1, r2, r3
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4f4:	f7ff ff5a 	bl	800d3ac <prvInsertTimerInActiveList>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d06d      	beq.n	800d5da <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d500:	6a1b      	ldr	r3, [r3, #32]
 800d502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d504:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d508:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d50c:	f003 0304 	and.w	r3, r3, #4
 800d510:	2b00      	cmp	r3, #0
 800d512:	d062      	beq.n	800d5da <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d514:	68ba      	ldr	r2, [r7, #8]
 800d516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d518:	699b      	ldr	r3, [r3, #24]
 800d51a:	441a      	add	r2, r3
 800d51c:	2300      	movs	r3, #0
 800d51e:	9300      	str	r3, [sp, #0]
 800d520:	2300      	movs	r3, #0
 800d522:	2100      	movs	r1, #0
 800d524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d526:	f7ff fdff 	bl	800d128 <xTimerGenericCommand>
 800d52a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d52c:	6a3b      	ldr	r3, [r7, #32]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d153      	bne.n	800d5da <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800d532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d536:	b672      	cpsid	i
 800d538:	f383 8811 	msr	BASEPRI, r3
 800d53c:	f3bf 8f6f 	isb	sy
 800d540:	f3bf 8f4f 	dsb	sy
 800d544:	b662      	cpsie	i
 800d546:	61bb      	str	r3, [r7, #24]
}
 800d548:	bf00      	nop
 800d54a:	e7fe      	b.n	800d54a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d54e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d552:	f023 0301 	bic.w	r3, r3, #1
 800d556:	b2da      	uxtb	r2, r3
 800d558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d55a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d55e:	e03c      	b.n	800d5da <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d562:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d566:	f043 0301 	orr.w	r3, r3, #1
 800d56a:	b2da      	uxtb	r2, r3
 800d56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d56e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d572:	68ba      	ldr	r2, [r7, #8]
 800d574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d576:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d57a:	699b      	ldr	r3, [r3, #24]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d10c      	bne.n	800d59a <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800d580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d584:	b672      	cpsid	i
 800d586:	f383 8811 	msr	BASEPRI, r3
 800d58a:	f3bf 8f6f 	isb	sy
 800d58e:	f3bf 8f4f 	dsb	sy
 800d592:	b662      	cpsie	i
 800d594:	617b      	str	r3, [r7, #20]
}
 800d596:	bf00      	nop
 800d598:	e7fe      	b.n	800d598 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59c:	699a      	ldr	r2, [r3, #24]
 800d59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a0:	18d1      	adds	r1, r2, r3
 800d5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5a8:	f7ff ff00 	bl	800d3ac <prvInsertTimerInActiveList>
					break;
 800d5ac:	e015      	b.n	800d5da <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5b4:	f003 0302 	and.w	r3, r3, #2
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d103      	bne.n	800d5c4 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800d5bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5be:	f000 fbeb 	bl	800dd98 <vPortFree>
 800d5c2:	e00a      	b.n	800d5da <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5ca:	f023 0301 	bic.w	r3, r3, #1
 800d5ce:	b2da      	uxtb	r2, r3
 800d5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d5d6:	e000      	b.n	800d5da <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800d5d8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d5da:	4b08      	ldr	r3, [pc, #32]	; (800d5fc <prvProcessReceivedCommands+0x1cc>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	1d39      	adds	r1, r7, #4
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	f7fe facc 	bl	800bb80 <xQueueReceive>
 800d5e8:	4603      	mov	r3, r0
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f47f af24 	bne.w	800d438 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d5f0:	bf00      	nop
 800d5f2:	bf00      	nop
 800d5f4:	3730      	adds	r7, #48	; 0x30
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	20001c24 	.word	0x20001c24

0800d600 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b088      	sub	sp, #32
 800d604:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d606:	e04a      	b.n	800d69e <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d608:	4b2e      	ldr	r3, [pc, #184]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	68db      	ldr	r3, [r3, #12]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d612:	4b2c      	ldr	r3, [pc, #176]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	68db      	ldr	r3, [r3, #12]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	3304      	adds	r3, #4
 800d620:	4618      	mov	r0, r3
 800d622:	f7fd ff8b 	bl	800b53c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	6a1b      	ldr	r3, [r3, #32]
 800d62a:	68f8      	ldr	r0, [r7, #12]
 800d62c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d634:	f003 0304 	and.w	r3, r3, #4
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d030      	beq.n	800d69e <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	699b      	ldr	r3, [r3, #24]
 800d640:	693a      	ldr	r2, [r7, #16]
 800d642:	4413      	add	r3, r2
 800d644:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d646:	68ba      	ldr	r2, [r7, #8]
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d90e      	bls.n	800d66c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	68ba      	ldr	r2, [r7, #8]
 800d652:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	68fa      	ldr	r2, [r7, #12]
 800d658:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d65a:	4b1a      	ldr	r3, [pc, #104]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d65c:	681a      	ldr	r2, [r3, #0]
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	3304      	adds	r3, #4
 800d662:	4619      	mov	r1, r3
 800d664:	4610      	mov	r0, r2
 800d666:	f7fd ff30 	bl	800b4ca <vListInsert>
 800d66a:	e018      	b.n	800d69e <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d66c:	2300      	movs	r3, #0
 800d66e:	9300      	str	r3, [sp, #0]
 800d670:	2300      	movs	r3, #0
 800d672:	693a      	ldr	r2, [r7, #16]
 800d674:	2100      	movs	r1, #0
 800d676:	68f8      	ldr	r0, [r7, #12]
 800d678:	f7ff fd56 	bl	800d128 <xTimerGenericCommand>
 800d67c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d10c      	bne.n	800d69e <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d688:	b672      	cpsid	i
 800d68a:	f383 8811 	msr	BASEPRI, r3
 800d68e:	f3bf 8f6f 	isb	sy
 800d692:	f3bf 8f4f 	dsb	sy
 800d696:	b662      	cpsie	i
 800d698:	603b      	str	r3, [r7, #0]
}
 800d69a:	bf00      	nop
 800d69c:	e7fe      	b.n	800d69c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d69e:	4b09      	ldr	r3, [pc, #36]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d1af      	bne.n	800d608 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d6a8:	4b06      	ldr	r3, [pc, #24]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d6ae:	4b06      	ldr	r3, [pc, #24]	; (800d6c8 <prvSwitchTimerLists+0xc8>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4a04      	ldr	r2, [pc, #16]	; (800d6c4 <prvSwitchTimerLists+0xc4>)
 800d6b4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d6b6:	4a04      	ldr	r2, [pc, #16]	; (800d6c8 <prvSwitchTimerLists+0xc8>)
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	6013      	str	r3, [r2, #0]
}
 800d6bc:	bf00      	nop
 800d6be:	3718      	adds	r7, #24
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	20001c1c 	.word	0x20001c1c
 800d6c8:	20001c20 	.word	0x20001c20

0800d6cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b082      	sub	sp, #8
 800d6d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d6d2:	f000 f96b 	bl	800d9ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d6d6:	4b15      	ldr	r3, [pc, #84]	; (800d72c <prvCheckForValidListAndQueue+0x60>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d120      	bne.n	800d720 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d6de:	4814      	ldr	r0, [pc, #80]	; (800d730 <prvCheckForValidListAndQueue+0x64>)
 800d6e0:	f7fd fea2 	bl	800b428 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d6e4:	4813      	ldr	r0, [pc, #76]	; (800d734 <prvCheckForValidListAndQueue+0x68>)
 800d6e6:	f7fd fe9f 	bl	800b428 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d6ea:	4b13      	ldr	r3, [pc, #76]	; (800d738 <prvCheckForValidListAndQueue+0x6c>)
 800d6ec:	4a10      	ldr	r2, [pc, #64]	; (800d730 <prvCheckForValidListAndQueue+0x64>)
 800d6ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d6f0:	4b12      	ldr	r3, [pc, #72]	; (800d73c <prvCheckForValidListAndQueue+0x70>)
 800d6f2:	4a10      	ldr	r2, [pc, #64]	; (800d734 <prvCheckForValidListAndQueue+0x68>)
 800d6f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	9300      	str	r3, [sp, #0]
 800d6fa:	4b11      	ldr	r3, [pc, #68]	; (800d740 <prvCheckForValidListAndQueue+0x74>)
 800d6fc:	4a11      	ldr	r2, [pc, #68]	; (800d744 <prvCheckForValidListAndQueue+0x78>)
 800d6fe:	2110      	movs	r1, #16
 800d700:	200a      	movs	r0, #10
 800d702:	f7fd ffaf 	bl	800b664 <xQueueGenericCreateStatic>
 800d706:	4603      	mov	r3, r0
 800d708:	4a08      	ldr	r2, [pc, #32]	; (800d72c <prvCheckForValidListAndQueue+0x60>)
 800d70a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d70c:	4b07      	ldr	r3, [pc, #28]	; (800d72c <prvCheckForValidListAndQueue+0x60>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d005      	beq.n	800d720 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d714:	4b05      	ldr	r3, [pc, #20]	; (800d72c <prvCheckForValidListAndQueue+0x60>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	490b      	ldr	r1, [pc, #44]	; (800d748 <prvCheckForValidListAndQueue+0x7c>)
 800d71a:	4618      	mov	r0, r3
 800d71c:	f7fe fc26 	bl	800bf6c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d720:	f000 f978 	bl	800da14 <vPortExitCritical>
}
 800d724:	bf00      	nop
 800d726:	46bd      	mov	sp, r7
 800d728:	bd80      	pop	{r7, pc}
 800d72a:	bf00      	nop
 800d72c:	20001c24 	.word	0x20001c24
 800d730:	20001bf4 	.word	0x20001bf4
 800d734:	20001c08 	.word	0x20001c08
 800d738:	20001c1c 	.word	0x20001c1c
 800d73c:	20001c20 	.word	0x20001c20
 800d740:	20001cd0 	.word	0x20001cd0
 800d744:	20001c30 	.word	0x20001c30
 800d748:	0800ef10 	.word	0x0800ef10

0800d74c <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b086      	sub	sp, #24
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d10c      	bne.n	800d778 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800d75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d762:	b672      	cpsid	i
 800d764:	f383 8811 	msr	BASEPRI, r3
 800d768:	f3bf 8f6f 	isb	sy
 800d76c:	f3bf 8f4f 	dsb	sy
 800d770:	b662      	cpsie	i
 800d772:	60fb      	str	r3, [r7, #12]
}
 800d774:	bf00      	nop
 800d776:	e7fe      	b.n	800d776 <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800d778:	f000 f918 	bl	800d9ac <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d77c:	697b      	ldr	r3, [r7, #20]
 800d77e:	69db      	ldr	r3, [r3, #28]
 800d780:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d782:	f000 f947 	bl	800da14 <vPortExitCritical>

	return pvReturn;
 800d786:	693b      	ldr	r3, [r7, #16]
}
 800d788:	4618      	mov	r0, r3
 800d78a:	3718      	adds	r7, #24
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}

0800d790 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d790:	b480      	push	{r7}
 800d792:	b085      	sub	sp, #20
 800d794:	af00      	add	r7, sp, #0
 800d796:	60f8      	str	r0, [r7, #12]
 800d798:	60b9      	str	r1, [r7, #8]
 800d79a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	3b04      	subs	r3, #4
 800d7a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d7a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	3b04      	subs	r3, #4
 800d7ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	f023 0201 	bic.w	r2, r3, #1
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	3b04      	subs	r3, #4
 800d7be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d7c0:	4a0c      	ldr	r2, [pc, #48]	; (800d7f4 <pxPortInitialiseStack+0x64>)
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	3b14      	subs	r3, #20
 800d7ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d7cc:	687a      	ldr	r2, [r7, #4]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	3b04      	subs	r3, #4
 800d7d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f06f 0202 	mvn.w	r2, #2
 800d7de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	3b20      	subs	r3, #32
 800d7e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	0800d7f9 	.word	0x0800d7f9

0800d7f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b085      	sub	sp, #20
 800d7fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d7fe:	2300      	movs	r3, #0
 800d800:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d802:	4b14      	ldr	r3, [pc, #80]	; (800d854 <prvTaskExitError+0x5c>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d80a:	d00c      	beq.n	800d826 <prvTaskExitError+0x2e>
	__asm volatile
 800d80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d810:	b672      	cpsid	i
 800d812:	f383 8811 	msr	BASEPRI, r3
 800d816:	f3bf 8f6f 	isb	sy
 800d81a:	f3bf 8f4f 	dsb	sy
 800d81e:	b662      	cpsie	i
 800d820:	60fb      	str	r3, [r7, #12]
}
 800d822:	bf00      	nop
 800d824:	e7fe      	b.n	800d824 <prvTaskExitError+0x2c>
	__asm volatile
 800d826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d82a:	b672      	cpsid	i
 800d82c:	f383 8811 	msr	BASEPRI, r3
 800d830:	f3bf 8f6f 	isb	sy
 800d834:	f3bf 8f4f 	dsb	sy
 800d838:	b662      	cpsie	i
 800d83a:	60bb      	str	r3, [r7, #8]
}
 800d83c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d83e:	bf00      	nop
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d0fc      	beq.n	800d840 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d846:	bf00      	nop
 800d848:	bf00      	nop
 800d84a:	3714      	adds	r7, #20
 800d84c:	46bd      	mov	sp, r7
 800d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d852:	4770      	bx	lr
 800d854:	20000098 	.word	0x20000098
	...

0800d860 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d860:	4b07      	ldr	r3, [pc, #28]	; (800d880 <pxCurrentTCBConst2>)
 800d862:	6819      	ldr	r1, [r3, #0]
 800d864:	6808      	ldr	r0, [r1, #0]
 800d866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d86a:	f380 8809 	msr	PSP, r0
 800d86e:	f3bf 8f6f 	isb	sy
 800d872:	f04f 0000 	mov.w	r0, #0
 800d876:	f380 8811 	msr	BASEPRI, r0
 800d87a:	4770      	bx	lr
 800d87c:	f3af 8000 	nop.w

0800d880 <pxCurrentTCBConst2>:
 800d880:	200016f4 	.word	0x200016f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d884:	bf00      	nop
 800d886:	bf00      	nop

0800d888 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d888:	4808      	ldr	r0, [pc, #32]	; (800d8ac <prvPortStartFirstTask+0x24>)
 800d88a:	6800      	ldr	r0, [r0, #0]
 800d88c:	6800      	ldr	r0, [r0, #0]
 800d88e:	f380 8808 	msr	MSP, r0
 800d892:	f04f 0000 	mov.w	r0, #0
 800d896:	f380 8814 	msr	CONTROL, r0
 800d89a:	b662      	cpsie	i
 800d89c:	b661      	cpsie	f
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	f3bf 8f6f 	isb	sy
 800d8a6:	df00      	svc	0
 800d8a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d8aa:	bf00      	nop
 800d8ac:	e000ed08 	.word	0xe000ed08

0800d8b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d8b6:	4b37      	ldr	r3, [pc, #220]	; (800d994 <xPortStartScheduler+0xe4>)
 800d8b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	b2db      	uxtb	r3, r3
 800d8c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	22ff      	movs	r2, #255	; 0xff
 800d8c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	781b      	ldrb	r3, [r3, #0]
 800d8cc:	b2db      	uxtb	r3, r3
 800d8ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d8d0:	78fb      	ldrb	r3, [r7, #3]
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d8d8:	b2da      	uxtb	r2, r3
 800d8da:	4b2f      	ldr	r3, [pc, #188]	; (800d998 <xPortStartScheduler+0xe8>)
 800d8dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d8de:	4b2f      	ldr	r3, [pc, #188]	; (800d99c <xPortStartScheduler+0xec>)
 800d8e0:	2207      	movs	r2, #7
 800d8e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8e4:	e009      	b.n	800d8fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d8e6:	4b2d      	ldr	r3, [pc, #180]	; (800d99c <xPortStartScheduler+0xec>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	3b01      	subs	r3, #1
 800d8ec:	4a2b      	ldr	r2, [pc, #172]	; (800d99c <xPortStartScheduler+0xec>)
 800d8ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d8f0:	78fb      	ldrb	r3, [r7, #3]
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	005b      	lsls	r3, r3, #1
 800d8f6:	b2db      	uxtb	r3, r3
 800d8f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8fa:	78fb      	ldrb	r3, [r7, #3]
 800d8fc:	b2db      	uxtb	r3, r3
 800d8fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d902:	2b80      	cmp	r3, #128	; 0x80
 800d904:	d0ef      	beq.n	800d8e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d906:	4b25      	ldr	r3, [pc, #148]	; (800d99c <xPortStartScheduler+0xec>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f1c3 0307 	rsb	r3, r3, #7
 800d90e:	2b04      	cmp	r3, #4
 800d910:	d00c      	beq.n	800d92c <xPortStartScheduler+0x7c>
	__asm volatile
 800d912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d916:	b672      	cpsid	i
 800d918:	f383 8811 	msr	BASEPRI, r3
 800d91c:	f3bf 8f6f 	isb	sy
 800d920:	f3bf 8f4f 	dsb	sy
 800d924:	b662      	cpsie	i
 800d926:	60bb      	str	r3, [r7, #8]
}
 800d928:	bf00      	nop
 800d92a:	e7fe      	b.n	800d92a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d92c:	4b1b      	ldr	r3, [pc, #108]	; (800d99c <xPortStartScheduler+0xec>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	021b      	lsls	r3, r3, #8
 800d932:	4a1a      	ldr	r2, [pc, #104]	; (800d99c <xPortStartScheduler+0xec>)
 800d934:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d936:	4b19      	ldr	r3, [pc, #100]	; (800d99c <xPortStartScheduler+0xec>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d93e:	4a17      	ldr	r2, [pc, #92]	; (800d99c <xPortStartScheduler+0xec>)
 800d940:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	b2da      	uxtb	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d94a:	4b15      	ldr	r3, [pc, #84]	; (800d9a0 <xPortStartScheduler+0xf0>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	4a14      	ldr	r2, [pc, #80]	; (800d9a0 <xPortStartScheduler+0xf0>)
 800d950:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d954:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d956:	4b12      	ldr	r3, [pc, #72]	; (800d9a0 <xPortStartScheduler+0xf0>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	4a11      	ldr	r2, [pc, #68]	; (800d9a0 <xPortStartScheduler+0xf0>)
 800d95c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d960:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d962:	f000 f8dd 	bl	800db20 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d966:	4b0f      	ldr	r3, [pc, #60]	; (800d9a4 <xPortStartScheduler+0xf4>)
 800d968:	2200      	movs	r2, #0
 800d96a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d96c:	f000 f8fc 	bl	800db68 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d970:	4b0d      	ldr	r3, [pc, #52]	; (800d9a8 <xPortStartScheduler+0xf8>)
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	4a0c      	ldr	r2, [pc, #48]	; (800d9a8 <xPortStartScheduler+0xf8>)
 800d976:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d97a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d97c:	f7ff ff84 	bl	800d888 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d980:	f7fe ff48 	bl	800c814 <vTaskSwitchContext>
	prvTaskExitError();
 800d984:	f7ff ff38 	bl	800d7f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d988:	2300      	movs	r3, #0
}
 800d98a:	4618      	mov	r0, r3
 800d98c:	3710      	adds	r7, #16
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}
 800d992:	bf00      	nop
 800d994:	e000e400 	.word	0xe000e400
 800d998:	20001d20 	.word	0x20001d20
 800d99c:	20001d24 	.word	0x20001d24
 800d9a0:	e000ed20 	.word	0xe000ed20
 800d9a4:	20000098 	.word	0x20000098
 800d9a8:	e000ef34 	.word	0xe000ef34

0800d9ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
	__asm volatile
 800d9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9b6:	b672      	cpsid	i
 800d9b8:	f383 8811 	msr	BASEPRI, r3
 800d9bc:	f3bf 8f6f 	isb	sy
 800d9c0:	f3bf 8f4f 	dsb	sy
 800d9c4:	b662      	cpsie	i
 800d9c6:	607b      	str	r3, [r7, #4]
}
 800d9c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d9ca:	4b10      	ldr	r3, [pc, #64]	; (800da0c <vPortEnterCritical+0x60>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	4a0e      	ldr	r2, [pc, #56]	; (800da0c <vPortEnterCritical+0x60>)
 800d9d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d9d4:	4b0d      	ldr	r3, [pc, #52]	; (800da0c <vPortEnterCritical+0x60>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	d111      	bne.n	800da00 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d9dc:	4b0c      	ldr	r3, [pc, #48]	; (800da10 <vPortEnterCritical+0x64>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	b2db      	uxtb	r3, r3
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d00c      	beq.n	800da00 <vPortEnterCritical+0x54>
	__asm volatile
 800d9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ea:	b672      	cpsid	i
 800d9ec:	f383 8811 	msr	BASEPRI, r3
 800d9f0:	f3bf 8f6f 	isb	sy
 800d9f4:	f3bf 8f4f 	dsb	sy
 800d9f8:	b662      	cpsie	i
 800d9fa:	603b      	str	r3, [r7, #0]
}
 800d9fc:	bf00      	nop
 800d9fe:	e7fe      	b.n	800d9fe <vPortEnterCritical+0x52>
	}
}
 800da00:	bf00      	nop
 800da02:	370c      	adds	r7, #12
 800da04:	46bd      	mov	sp, r7
 800da06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0a:	4770      	bx	lr
 800da0c:	20000098 	.word	0x20000098
 800da10:	e000ed04 	.word	0xe000ed04

0800da14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800da1a:	4b13      	ldr	r3, [pc, #76]	; (800da68 <vPortExitCritical+0x54>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d10c      	bne.n	800da3c <vPortExitCritical+0x28>
	__asm volatile
 800da22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da26:	b672      	cpsid	i
 800da28:	f383 8811 	msr	BASEPRI, r3
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f3bf 8f4f 	dsb	sy
 800da34:	b662      	cpsie	i
 800da36:	607b      	str	r3, [r7, #4]
}
 800da38:	bf00      	nop
 800da3a:	e7fe      	b.n	800da3a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800da3c:	4b0a      	ldr	r3, [pc, #40]	; (800da68 <vPortExitCritical+0x54>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	3b01      	subs	r3, #1
 800da42:	4a09      	ldr	r2, [pc, #36]	; (800da68 <vPortExitCritical+0x54>)
 800da44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800da46:	4b08      	ldr	r3, [pc, #32]	; (800da68 <vPortExitCritical+0x54>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d105      	bne.n	800da5a <vPortExitCritical+0x46>
 800da4e:	2300      	movs	r3, #0
 800da50:	603b      	str	r3, [r7, #0]
	__asm volatile
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	f383 8811 	msr	BASEPRI, r3
}
 800da58:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800da5a:	bf00      	nop
 800da5c:	370c      	adds	r7, #12
 800da5e:	46bd      	mov	sp, r7
 800da60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da64:	4770      	bx	lr
 800da66:	bf00      	nop
 800da68:	20000098 	.word	0x20000098
 800da6c:	00000000 	.word	0x00000000

0800da70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800da70:	f3ef 8009 	mrs	r0, PSP
 800da74:	f3bf 8f6f 	isb	sy
 800da78:	4b15      	ldr	r3, [pc, #84]	; (800dad0 <pxCurrentTCBConst>)
 800da7a:	681a      	ldr	r2, [r3, #0]
 800da7c:	f01e 0f10 	tst.w	lr, #16
 800da80:	bf08      	it	eq
 800da82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800da86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8a:	6010      	str	r0, [r2, #0]
 800da8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800da90:	f04f 0050 	mov.w	r0, #80	; 0x50
 800da94:	b672      	cpsid	i
 800da96:	f380 8811 	msr	BASEPRI, r0
 800da9a:	f3bf 8f4f 	dsb	sy
 800da9e:	f3bf 8f6f 	isb	sy
 800daa2:	b662      	cpsie	i
 800daa4:	f7fe feb6 	bl	800c814 <vTaskSwitchContext>
 800daa8:	f04f 0000 	mov.w	r0, #0
 800daac:	f380 8811 	msr	BASEPRI, r0
 800dab0:	bc09      	pop	{r0, r3}
 800dab2:	6819      	ldr	r1, [r3, #0]
 800dab4:	6808      	ldr	r0, [r1, #0]
 800dab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daba:	f01e 0f10 	tst.w	lr, #16
 800dabe:	bf08      	it	eq
 800dac0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dac4:	f380 8809 	msr	PSP, r0
 800dac8:	f3bf 8f6f 	isb	sy
 800dacc:	4770      	bx	lr
 800dace:	bf00      	nop

0800dad0 <pxCurrentTCBConst>:
 800dad0:	200016f4 	.word	0x200016f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dad4:	bf00      	nop
 800dad6:	bf00      	nop

0800dad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
	__asm volatile
 800dade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae2:	b672      	cpsid	i
 800dae4:	f383 8811 	msr	BASEPRI, r3
 800dae8:	f3bf 8f6f 	isb	sy
 800daec:	f3bf 8f4f 	dsb	sy
 800daf0:	b662      	cpsie	i
 800daf2:	607b      	str	r3, [r7, #4]
}
 800daf4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800daf6:	f7fe fdd1 	bl	800c69c <xTaskIncrementTick>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d003      	beq.n	800db08 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800db00:	4b06      	ldr	r3, [pc, #24]	; (800db1c <SysTick_Handler+0x44>)
 800db02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db06:	601a      	str	r2, [r3, #0]
 800db08:	2300      	movs	r3, #0
 800db0a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	f383 8811 	msr	BASEPRI, r3
}
 800db12:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800db14:	bf00      	nop
 800db16:	3708      	adds	r7, #8
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}
 800db1c:	e000ed04 	.word	0xe000ed04

0800db20 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db20:	b480      	push	{r7}
 800db22:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db24:	4b0b      	ldr	r3, [pc, #44]	; (800db54 <vPortSetupTimerInterrupt+0x34>)
 800db26:	2200      	movs	r2, #0
 800db28:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db2a:	4b0b      	ldr	r3, [pc, #44]	; (800db58 <vPortSetupTimerInterrupt+0x38>)
 800db2c:	2200      	movs	r2, #0
 800db2e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800db30:	4b0a      	ldr	r3, [pc, #40]	; (800db5c <vPortSetupTimerInterrupt+0x3c>)
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	4a0a      	ldr	r2, [pc, #40]	; (800db60 <vPortSetupTimerInterrupt+0x40>)
 800db36:	fba2 2303 	umull	r2, r3, r2, r3
 800db3a:	099b      	lsrs	r3, r3, #6
 800db3c:	4a09      	ldr	r2, [pc, #36]	; (800db64 <vPortSetupTimerInterrupt+0x44>)
 800db3e:	3b01      	subs	r3, #1
 800db40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800db42:	4b04      	ldr	r3, [pc, #16]	; (800db54 <vPortSetupTimerInterrupt+0x34>)
 800db44:	2207      	movs	r2, #7
 800db46:	601a      	str	r2, [r3, #0]
}
 800db48:	bf00      	nop
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr
 800db52:	bf00      	nop
 800db54:	e000e010 	.word	0xe000e010
 800db58:	e000e018 	.word	0xe000e018
 800db5c:	20000000 	.word	0x20000000
 800db60:	10624dd3 	.word	0x10624dd3
 800db64:	e000e014 	.word	0xe000e014

0800db68 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800db68:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800db78 <vPortEnableVFP+0x10>
 800db6c:	6801      	ldr	r1, [r0, #0]
 800db6e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800db72:	6001      	str	r1, [r0, #0]
 800db74:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800db76:	bf00      	nop
 800db78:	e000ed88 	.word	0xe000ed88

0800db7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800db7c:	b480      	push	{r7}
 800db7e:	b085      	sub	sp, #20
 800db80:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800db82:	f3ef 8305 	mrs	r3, IPSR
 800db86:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	2b0f      	cmp	r3, #15
 800db8c:	d916      	bls.n	800dbbc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800db8e:	4a19      	ldr	r2, [pc, #100]	; (800dbf4 <vPortValidateInterruptPriority+0x78>)
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	4413      	add	r3, r2
 800db94:	781b      	ldrb	r3, [r3, #0]
 800db96:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800db98:	4b17      	ldr	r3, [pc, #92]	; (800dbf8 <vPortValidateInterruptPriority+0x7c>)
 800db9a:	781b      	ldrb	r3, [r3, #0]
 800db9c:	7afa      	ldrb	r2, [r7, #11]
 800db9e:	429a      	cmp	r2, r3
 800dba0:	d20c      	bcs.n	800dbbc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800dba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dba6:	b672      	cpsid	i
 800dba8:	f383 8811 	msr	BASEPRI, r3
 800dbac:	f3bf 8f6f 	isb	sy
 800dbb0:	f3bf 8f4f 	dsb	sy
 800dbb4:	b662      	cpsie	i
 800dbb6:	607b      	str	r3, [r7, #4]
}
 800dbb8:	bf00      	nop
 800dbba:	e7fe      	b.n	800dbba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dbbc:	4b0f      	ldr	r3, [pc, #60]	; (800dbfc <vPortValidateInterruptPriority+0x80>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dbc4:	4b0e      	ldr	r3, [pc, #56]	; (800dc00 <vPortValidateInterruptPriority+0x84>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	429a      	cmp	r2, r3
 800dbca:	d90c      	bls.n	800dbe6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800dbcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd0:	b672      	cpsid	i
 800dbd2:	f383 8811 	msr	BASEPRI, r3
 800dbd6:	f3bf 8f6f 	isb	sy
 800dbda:	f3bf 8f4f 	dsb	sy
 800dbde:	b662      	cpsie	i
 800dbe0:	603b      	str	r3, [r7, #0]
}
 800dbe2:	bf00      	nop
 800dbe4:	e7fe      	b.n	800dbe4 <vPortValidateInterruptPriority+0x68>
	}
 800dbe6:	bf00      	nop
 800dbe8:	3714      	adds	r7, #20
 800dbea:	46bd      	mov	sp, r7
 800dbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf0:	4770      	bx	lr
 800dbf2:	bf00      	nop
 800dbf4:	e000e3f0 	.word	0xe000e3f0
 800dbf8:	20001d20 	.word	0x20001d20
 800dbfc:	e000ed0c 	.word	0xe000ed0c
 800dc00:	20001d24 	.word	0x20001d24

0800dc04 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b08a      	sub	sp, #40	; 0x28
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dc10:	f7fe fc74 	bl	800c4fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dc14:	4b5b      	ldr	r3, [pc, #364]	; (800dd84 <pvPortMalloc+0x180>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d101      	bne.n	800dc20 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dc1c:	f000 f91a 	bl	800de54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dc20:	4b59      	ldr	r3, [pc, #356]	; (800dd88 <pvPortMalloc+0x184>)
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	4013      	ands	r3, r2
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	f040 8092 	bne.w	800dd52 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d01f      	beq.n	800dc74 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800dc34:	2208      	movs	r2, #8
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	4413      	add	r3, r2
 800dc3a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f003 0307 	and.w	r3, r3, #7
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d016      	beq.n	800dc74 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f023 0307 	bic.w	r3, r3, #7
 800dc4c:	3308      	adds	r3, #8
 800dc4e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f003 0307 	and.w	r3, r3, #7
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00c      	beq.n	800dc74 <pvPortMalloc+0x70>
	__asm volatile
 800dc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc5e:	b672      	cpsid	i
 800dc60:	f383 8811 	msr	BASEPRI, r3
 800dc64:	f3bf 8f6f 	isb	sy
 800dc68:	f3bf 8f4f 	dsb	sy
 800dc6c:	b662      	cpsie	i
 800dc6e:	617b      	str	r3, [r7, #20]
}
 800dc70:	bf00      	nop
 800dc72:	e7fe      	b.n	800dc72 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d06b      	beq.n	800dd52 <pvPortMalloc+0x14e>
 800dc7a:	4b44      	ldr	r3, [pc, #272]	; (800dd8c <pvPortMalloc+0x188>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d866      	bhi.n	800dd52 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dc84:	4b42      	ldr	r3, [pc, #264]	; (800dd90 <pvPortMalloc+0x18c>)
 800dc86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dc88:	4b41      	ldr	r3, [pc, #260]	; (800dd90 <pvPortMalloc+0x18c>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dc8e:	e004      	b.n	800dc9a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800dc90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dc94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dc9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc9c:	685b      	ldr	r3, [r3, #4]
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	429a      	cmp	r2, r3
 800dca2:	d903      	bls.n	800dcac <pvPortMalloc+0xa8>
 800dca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d1f1      	bne.n	800dc90 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dcac:	4b35      	ldr	r3, [pc, #212]	; (800dd84 <pvPortMalloc+0x180>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d04d      	beq.n	800dd52 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dcb6:	6a3b      	ldr	r3, [r7, #32]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	2208      	movs	r2, #8
 800dcbc:	4413      	add	r3, r2
 800dcbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	6a3b      	ldr	r3, [r7, #32]
 800dcc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcca:	685a      	ldr	r2, [r3, #4]
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	1ad2      	subs	r2, r2, r3
 800dcd0:	2308      	movs	r3, #8
 800dcd2:	005b      	lsls	r3, r3, #1
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d921      	bls.n	800dd1c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dcd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	4413      	add	r3, r2
 800dcde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dce0:	69bb      	ldr	r3, [r7, #24]
 800dce2:	f003 0307 	and.w	r3, r3, #7
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d00c      	beq.n	800dd04 <pvPortMalloc+0x100>
	__asm volatile
 800dcea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcee:	b672      	cpsid	i
 800dcf0:	f383 8811 	msr	BASEPRI, r3
 800dcf4:	f3bf 8f6f 	isb	sy
 800dcf8:	f3bf 8f4f 	dsb	sy
 800dcfc:	b662      	cpsie	i
 800dcfe:	613b      	str	r3, [r7, #16]
}
 800dd00:	bf00      	nop
 800dd02:	e7fe      	b.n	800dd02 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd06:	685a      	ldr	r2, [r3, #4]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	1ad2      	subs	r2, r2, r3
 800dd0c:	69bb      	ldr	r3, [r7, #24]
 800dd0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd12:	687a      	ldr	r2, [r7, #4]
 800dd14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dd16:	69b8      	ldr	r0, [r7, #24]
 800dd18:	f000 f8fe 	bl	800df18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dd1c:	4b1b      	ldr	r3, [pc, #108]	; (800dd8c <pvPortMalloc+0x188>)
 800dd1e:	681a      	ldr	r2, [r3, #0]
 800dd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd22:	685b      	ldr	r3, [r3, #4]
 800dd24:	1ad3      	subs	r3, r2, r3
 800dd26:	4a19      	ldr	r2, [pc, #100]	; (800dd8c <pvPortMalloc+0x188>)
 800dd28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dd2a:	4b18      	ldr	r3, [pc, #96]	; (800dd8c <pvPortMalloc+0x188>)
 800dd2c:	681a      	ldr	r2, [r3, #0]
 800dd2e:	4b19      	ldr	r3, [pc, #100]	; (800dd94 <pvPortMalloc+0x190>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	429a      	cmp	r2, r3
 800dd34:	d203      	bcs.n	800dd3e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dd36:	4b15      	ldr	r3, [pc, #84]	; (800dd8c <pvPortMalloc+0x188>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4a16      	ldr	r2, [pc, #88]	; (800dd94 <pvPortMalloc+0x190>)
 800dd3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dd3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd40:	685a      	ldr	r2, [r3, #4]
 800dd42:	4b11      	ldr	r3, [pc, #68]	; (800dd88 <pvPortMalloc+0x184>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	431a      	orrs	r2, r3
 800dd48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4e:	2200      	movs	r2, #0
 800dd50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dd52:	f7fe fbe1 	bl	800c518 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	f003 0307 	and.w	r3, r3, #7
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d00c      	beq.n	800dd7a <pvPortMalloc+0x176>
	__asm volatile
 800dd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd64:	b672      	cpsid	i
 800dd66:	f383 8811 	msr	BASEPRI, r3
 800dd6a:	f3bf 8f6f 	isb	sy
 800dd6e:	f3bf 8f4f 	dsb	sy
 800dd72:	b662      	cpsie	i
 800dd74:	60fb      	str	r3, [r7, #12]
}
 800dd76:	bf00      	nop
 800dd78:	e7fe      	b.n	800dd78 <pvPortMalloc+0x174>
	return pvReturn;
 800dd7a:	69fb      	ldr	r3, [r7, #28]
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3728      	adds	r7, #40	; 0x28
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}
 800dd84:	20005930 	.word	0x20005930
 800dd88:	2000593c 	.word	0x2000593c
 800dd8c:	20005934 	.word	0x20005934
 800dd90:	20005928 	.word	0x20005928
 800dd94:	20005938 	.word	0x20005938

0800dd98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b086      	sub	sp, #24
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d04c      	beq.n	800de44 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ddaa:	2308      	movs	r3, #8
 800ddac:	425b      	negs	r3, r3
 800ddae:	697a      	ldr	r2, [r7, #20]
 800ddb0:	4413      	add	r3, r2
 800ddb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	685a      	ldr	r2, [r3, #4]
 800ddbc:	4b23      	ldr	r3, [pc, #140]	; (800de4c <vPortFree+0xb4>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4013      	ands	r3, r2
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d10c      	bne.n	800dde0 <vPortFree+0x48>
	__asm volatile
 800ddc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddca:	b672      	cpsid	i
 800ddcc:	f383 8811 	msr	BASEPRI, r3
 800ddd0:	f3bf 8f6f 	isb	sy
 800ddd4:	f3bf 8f4f 	dsb	sy
 800ddd8:	b662      	cpsie	i
 800ddda:	60fb      	str	r3, [r7, #12]
}
 800dddc:	bf00      	nop
 800ddde:	e7fe      	b.n	800ddde <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d00c      	beq.n	800de02 <vPortFree+0x6a>
	__asm volatile
 800dde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddec:	b672      	cpsid	i
 800ddee:	f383 8811 	msr	BASEPRI, r3
 800ddf2:	f3bf 8f6f 	isb	sy
 800ddf6:	f3bf 8f4f 	dsb	sy
 800ddfa:	b662      	cpsie	i
 800ddfc:	60bb      	str	r3, [r7, #8]
}
 800ddfe:	bf00      	nop
 800de00:	e7fe      	b.n	800de00 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	685a      	ldr	r2, [r3, #4]
 800de06:	4b11      	ldr	r3, [pc, #68]	; (800de4c <vPortFree+0xb4>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4013      	ands	r3, r2
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d019      	beq.n	800de44 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2b00      	cmp	r3, #0
 800de16:	d115      	bne.n	800de44 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800de18:	693b      	ldr	r3, [r7, #16]
 800de1a:	685a      	ldr	r2, [r3, #4]
 800de1c:	4b0b      	ldr	r3, [pc, #44]	; (800de4c <vPortFree+0xb4>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	43db      	mvns	r3, r3
 800de22:	401a      	ands	r2, r3
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800de28:	f7fe fb68 	bl	800c4fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	685a      	ldr	r2, [r3, #4]
 800de30:	4b07      	ldr	r3, [pc, #28]	; (800de50 <vPortFree+0xb8>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	4413      	add	r3, r2
 800de36:	4a06      	ldr	r2, [pc, #24]	; (800de50 <vPortFree+0xb8>)
 800de38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800de3a:	6938      	ldr	r0, [r7, #16]
 800de3c:	f000 f86c 	bl	800df18 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800de40:	f7fe fb6a 	bl	800c518 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800de44:	bf00      	nop
 800de46:	3718      	adds	r7, #24
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	2000593c 	.word	0x2000593c
 800de50:	20005934 	.word	0x20005934

0800de54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800de54:	b480      	push	{r7}
 800de56:	b085      	sub	sp, #20
 800de58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800de5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800de5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800de60:	4b27      	ldr	r3, [pc, #156]	; (800df00 <prvHeapInit+0xac>)
 800de62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	f003 0307 	and.w	r3, r3, #7
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d00c      	beq.n	800de88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	3307      	adds	r3, #7
 800de72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f023 0307 	bic.w	r3, r3, #7
 800de7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800de7c:	68ba      	ldr	r2, [r7, #8]
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	1ad3      	subs	r3, r2, r3
 800de82:	4a1f      	ldr	r2, [pc, #124]	; (800df00 <prvHeapInit+0xac>)
 800de84:	4413      	add	r3, r2
 800de86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800de8c:	4a1d      	ldr	r2, [pc, #116]	; (800df04 <prvHeapInit+0xb0>)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800de92:	4b1c      	ldr	r3, [pc, #112]	; (800df04 <prvHeapInit+0xb0>)
 800de94:	2200      	movs	r2, #0
 800de96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	68ba      	ldr	r2, [r7, #8]
 800de9c:	4413      	add	r3, r2
 800de9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dea0:	2208      	movs	r2, #8
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	1a9b      	subs	r3, r3, r2
 800dea6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f023 0307 	bic.w	r3, r3, #7
 800deae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	4a15      	ldr	r2, [pc, #84]	; (800df08 <prvHeapInit+0xb4>)
 800deb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800deb6:	4b14      	ldr	r3, [pc, #80]	; (800df08 <prvHeapInit+0xb4>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	2200      	movs	r2, #0
 800debc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800debe:	4b12      	ldr	r3, [pc, #72]	; (800df08 <prvHeapInit+0xb4>)
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	2200      	movs	r2, #0
 800dec4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	68fa      	ldr	r2, [r7, #12]
 800dece:	1ad2      	subs	r2, r2, r3
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ded4:	4b0c      	ldr	r3, [pc, #48]	; (800df08 <prvHeapInit+0xb4>)
 800ded6:	681a      	ldr	r2, [r3, #0]
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dedc:	683b      	ldr	r3, [r7, #0]
 800dede:	685b      	ldr	r3, [r3, #4]
 800dee0:	4a0a      	ldr	r2, [pc, #40]	; (800df0c <prvHeapInit+0xb8>)
 800dee2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	685b      	ldr	r3, [r3, #4]
 800dee8:	4a09      	ldr	r2, [pc, #36]	; (800df10 <prvHeapInit+0xbc>)
 800deea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800deec:	4b09      	ldr	r3, [pc, #36]	; (800df14 <prvHeapInit+0xc0>)
 800deee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800def2:	601a      	str	r2, [r3, #0]
}
 800def4:	bf00      	nop
 800def6:	3714      	adds	r7, #20
 800def8:	46bd      	mov	sp, r7
 800defa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defe:	4770      	bx	lr
 800df00:	20001d28 	.word	0x20001d28
 800df04:	20005928 	.word	0x20005928
 800df08:	20005930 	.word	0x20005930
 800df0c:	20005938 	.word	0x20005938
 800df10:	20005934 	.word	0x20005934
 800df14:	2000593c 	.word	0x2000593c

0800df18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800df18:	b480      	push	{r7}
 800df1a:	b085      	sub	sp, #20
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800df20:	4b28      	ldr	r3, [pc, #160]	; (800dfc4 <prvInsertBlockIntoFreeList+0xac>)
 800df22:	60fb      	str	r3, [r7, #12]
 800df24:	e002      	b.n	800df2c <prvInsertBlockIntoFreeList+0x14>
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	60fb      	str	r3, [r7, #12]
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	429a      	cmp	r2, r3
 800df34:	d8f7      	bhi.n	800df26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	685b      	ldr	r3, [r3, #4]
 800df3e:	68ba      	ldr	r2, [r7, #8]
 800df40:	4413      	add	r3, r2
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	429a      	cmp	r2, r3
 800df46:	d108      	bne.n	800df5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	685a      	ldr	r2, [r3, #4]
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	441a      	add	r2, r3
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	685b      	ldr	r3, [r3, #4]
 800df62:	68ba      	ldr	r2, [r7, #8]
 800df64:	441a      	add	r2, r3
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	429a      	cmp	r2, r3
 800df6c:	d118      	bne.n	800dfa0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681a      	ldr	r2, [r3, #0]
 800df72:	4b15      	ldr	r3, [pc, #84]	; (800dfc8 <prvInsertBlockIntoFreeList+0xb0>)
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	429a      	cmp	r2, r3
 800df78:	d00d      	beq.n	800df96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	685a      	ldr	r2, [r3, #4]
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	685b      	ldr	r3, [r3, #4]
 800df84:	441a      	add	r2, r3
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	681a      	ldr	r2, [r3, #0]
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	601a      	str	r2, [r3, #0]
 800df94:	e008      	b.n	800dfa8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800df96:	4b0c      	ldr	r3, [pc, #48]	; (800dfc8 <prvInsertBlockIntoFreeList+0xb0>)
 800df98:	681a      	ldr	r2, [r3, #0]
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	601a      	str	r2, [r3, #0]
 800df9e:	e003      	b.n	800dfa8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681a      	ldr	r2, [r3, #0]
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dfa8:	68fa      	ldr	r2, [r7, #12]
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	429a      	cmp	r2, r3
 800dfae:	d002      	beq.n	800dfb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dfb6:	bf00      	nop
 800dfb8:	3714      	adds	r7, #20
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc0:	4770      	bx	lr
 800dfc2:	bf00      	nop
 800dfc4:	20005928 	.word	0x20005928
 800dfc8:	20005930 	.word	0x20005930

0800dfcc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	4912      	ldr	r1, [pc, #72]	; (800e01c <MX_USB_DEVICE_Init+0x50>)
 800dfd4:	4812      	ldr	r0, [pc, #72]	; (800e020 <MX_USB_DEVICE_Init+0x54>)
 800dfd6:	f7fb fc71 	bl	80098bc <USBD_Init>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d001      	beq.n	800dfe4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dfe0:	f7f4 f8de 	bl	80021a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800dfe4:	490f      	ldr	r1, [pc, #60]	; (800e024 <MX_USB_DEVICE_Init+0x58>)
 800dfe6:	480e      	ldr	r0, [pc, #56]	; (800e020 <MX_USB_DEVICE_Init+0x54>)
 800dfe8:	f7fb fc98 	bl	800991c <USBD_RegisterClass>
 800dfec:	4603      	mov	r3, r0
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d001      	beq.n	800dff6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dff2:	f7f4 f8d5 	bl	80021a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800dff6:	490c      	ldr	r1, [pc, #48]	; (800e028 <MX_USB_DEVICE_Init+0x5c>)
 800dff8:	4809      	ldr	r0, [pc, #36]	; (800e020 <MX_USB_DEVICE_Init+0x54>)
 800dffa:	f7fb fbcf 	bl	800979c <USBD_CDC_RegisterInterface>
 800dffe:	4603      	mov	r3, r0
 800e000:	2b00      	cmp	r3, #0
 800e002:	d001      	beq.n	800e008 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e004:	f7f4 f8cc 	bl	80021a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e008:	4805      	ldr	r0, [pc, #20]	; (800e020 <MX_USB_DEVICE_Init+0x54>)
 800e00a:	f7fb fcbd 	bl	8009988 <USBD_Start>
 800e00e:	4603      	mov	r3, r0
 800e010:	2b00      	cmp	r3, #0
 800e012:	d001      	beq.n	800e018 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e014:	f7f4 f8c4 	bl	80021a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e018:	bf00      	nop
 800e01a:	bd80      	pop	{r7, pc}
 800e01c:	200000b0 	.word	0x200000b0
 800e020:	20005940 	.word	0x20005940
 800e024:	20000018 	.word	0x20000018
 800e028:	2000009c 	.word	0x2000009c

0800e02c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e030:	2200      	movs	r2, #0
 800e032:	4905      	ldr	r1, [pc, #20]	; (800e048 <CDC_Init_FS+0x1c>)
 800e034:	4805      	ldr	r0, [pc, #20]	; (800e04c <CDC_Init_FS+0x20>)
 800e036:	f7fb fbcb 	bl	80097d0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e03a:	4905      	ldr	r1, [pc, #20]	; (800e050 <CDC_Init_FS+0x24>)
 800e03c:	4803      	ldr	r0, [pc, #12]	; (800e04c <CDC_Init_FS+0x20>)
 800e03e:	f7fb fbe9 	bl	8009814 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e042:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e044:	4618      	mov	r0, r3
 800e046:	bd80      	pop	{r7, pc}
 800e048:	2000641c 	.word	0x2000641c
 800e04c:	20005940 	.word	0x20005940
 800e050:	20005c1c 	.word	0x20005c1c

0800e054 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e054:	b480      	push	{r7}
 800e056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e058:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	46bd      	mov	sp, r7
 800e05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e062:	4770      	bx	lr

0800e064 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e064:	b480      	push	{r7}
 800e066:	b083      	sub	sp, #12
 800e068:	af00      	add	r7, sp, #0
 800e06a:	4603      	mov	r3, r0
 800e06c:	6039      	str	r1, [r7, #0]
 800e06e:	71fb      	strb	r3, [r7, #7]
 800e070:	4613      	mov	r3, r2
 800e072:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e074:	79fb      	ldrb	r3, [r7, #7]
 800e076:	2b23      	cmp	r3, #35	; 0x23
 800e078:	d84a      	bhi.n	800e110 <CDC_Control_FS+0xac>
 800e07a:	a201      	add	r2, pc, #4	; (adr r2, 800e080 <CDC_Control_FS+0x1c>)
 800e07c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e080:	0800e111 	.word	0x0800e111
 800e084:	0800e111 	.word	0x0800e111
 800e088:	0800e111 	.word	0x0800e111
 800e08c:	0800e111 	.word	0x0800e111
 800e090:	0800e111 	.word	0x0800e111
 800e094:	0800e111 	.word	0x0800e111
 800e098:	0800e111 	.word	0x0800e111
 800e09c:	0800e111 	.word	0x0800e111
 800e0a0:	0800e111 	.word	0x0800e111
 800e0a4:	0800e111 	.word	0x0800e111
 800e0a8:	0800e111 	.word	0x0800e111
 800e0ac:	0800e111 	.word	0x0800e111
 800e0b0:	0800e111 	.word	0x0800e111
 800e0b4:	0800e111 	.word	0x0800e111
 800e0b8:	0800e111 	.word	0x0800e111
 800e0bc:	0800e111 	.word	0x0800e111
 800e0c0:	0800e111 	.word	0x0800e111
 800e0c4:	0800e111 	.word	0x0800e111
 800e0c8:	0800e111 	.word	0x0800e111
 800e0cc:	0800e111 	.word	0x0800e111
 800e0d0:	0800e111 	.word	0x0800e111
 800e0d4:	0800e111 	.word	0x0800e111
 800e0d8:	0800e111 	.word	0x0800e111
 800e0dc:	0800e111 	.word	0x0800e111
 800e0e0:	0800e111 	.word	0x0800e111
 800e0e4:	0800e111 	.word	0x0800e111
 800e0e8:	0800e111 	.word	0x0800e111
 800e0ec:	0800e111 	.word	0x0800e111
 800e0f0:	0800e111 	.word	0x0800e111
 800e0f4:	0800e111 	.word	0x0800e111
 800e0f8:	0800e111 	.word	0x0800e111
 800e0fc:	0800e111 	.word	0x0800e111
 800e100:	0800e111 	.word	0x0800e111
 800e104:	0800e111 	.word	0x0800e111
 800e108:	0800e111 	.word	0x0800e111
 800e10c:	0800e111 	.word	0x0800e111
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e110:	bf00      	nop
  }

  return (USBD_OK);
 800e112:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e114:	4618      	mov	r0, r3
 800e116:	370c      	adds	r7, #12
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b08a      	sub	sp, #40	; 0x28
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e12a:	6879      	ldr	r1, [r7, #4]
 800e12c:	480b      	ldr	r0, [pc, #44]	; (800e15c <CDC_Receive_FS+0x3c>)
 800e12e:	f7fb fb71 	bl	8009814 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e132:	480a      	ldr	r0, [pc, #40]	; (800e15c <CDC_Receive_FS+0x3c>)
 800e134:	f7fb fb8c 	bl	8009850 <USBD_CDC_ReceivePacket>
  //uint8_t *data = "Hello World from USB CDC\n";
  uint8_t * command[8];
  //strcpy(command, Buf);
  //command[*Len] = "\0";
  SEGGER_SYSVIEW_PrintfHost("%d\n", *Len );
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4619      	mov	r1, r3
 800e13e:	4808      	ldr	r0, [pc, #32]	; (800e160 <CDC_Receive_FS+0x40>)
 800e140:	f7f3 fbf4 	bl	800192c <SEGGER_SYSVIEW_PrintfHost>

  //SEGGER_SYSVIEW_PrintfHost(command);

  xQueueSendFromISR(commandQueueHandle, Buf, 100);
 800e144:	4b07      	ldr	r3, [pc, #28]	; (800e164 <CDC_Receive_FS+0x44>)
 800e146:	6818      	ldr	r0, [r3, #0]
 800e148:	2300      	movs	r3, #0
 800e14a:	2264      	movs	r2, #100	; 0x64
 800e14c:	6879      	ldr	r1, [r7, #4]
 800e14e:	f7fd fc77 	bl	800ba40 <xQueueGenericSendFromISR>



  return (USBD_OK);
 800e152:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e154:	4618      	mov	r0, r3
 800e156:	3728      	adds	r7, #40	; 0x28
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}
 800e15c:	20005940 	.word	0x20005940
 800e160:	0800ef18 	.word	0x0800ef18
 800e164:	20000ef8 	.word	0x20000ef8

0800e168 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e168:	b480      	push	{r7}
 800e16a:	b087      	sub	sp, #28
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	60f8      	str	r0, [r7, #12]
 800e170:	60b9      	str	r1, [r7, #8]
 800e172:	4613      	mov	r3, r2
 800e174:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e176:	2300      	movs	r3, #0
 800e178:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e17a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e17e:	4618      	mov	r0, r3
 800e180:	371c      	adds	r7, #28
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr
	...

0800e18c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b083      	sub	sp, #12
 800e190:	af00      	add	r7, sp, #0
 800e192:	4603      	mov	r3, r0
 800e194:	6039      	str	r1, [r7, #0]
 800e196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	2212      	movs	r2, #18
 800e19c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e19e:	4b03      	ldr	r3, [pc, #12]	; (800e1ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	370c      	adds	r7, #12
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr
 800e1ac:	200000d0 	.word	0x200000d0

0800e1b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b083      	sub	sp, #12
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	6039      	str	r1, [r7, #0]
 800e1ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	2204      	movs	r2, #4
 800e1c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e1c2:	4b03      	ldr	r3, [pc, #12]	; (800e1d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	370c      	adds	r7, #12
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ce:	4770      	bx	lr
 800e1d0:	200000f0 	.word	0x200000f0

0800e1d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b082      	sub	sp, #8
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	4603      	mov	r3, r0
 800e1dc:	6039      	str	r1, [r7, #0]
 800e1de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e1e0:	79fb      	ldrb	r3, [r7, #7]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d105      	bne.n	800e1f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e1e6:	683a      	ldr	r2, [r7, #0]
 800e1e8:	4907      	ldr	r1, [pc, #28]	; (800e208 <USBD_FS_ProductStrDescriptor+0x34>)
 800e1ea:	4808      	ldr	r0, [pc, #32]	; (800e20c <USBD_FS_ProductStrDescriptor+0x38>)
 800e1ec:	f7fc fda2 	bl	800ad34 <USBD_GetString>
 800e1f0:	e004      	b.n	800e1fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e1f2:	683a      	ldr	r2, [r7, #0]
 800e1f4:	4904      	ldr	r1, [pc, #16]	; (800e208 <USBD_FS_ProductStrDescriptor+0x34>)
 800e1f6:	4805      	ldr	r0, [pc, #20]	; (800e20c <USBD_FS_ProductStrDescriptor+0x38>)
 800e1f8:	f7fc fd9c 	bl	800ad34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e1fc:	4b02      	ldr	r3, [pc, #8]	; (800e208 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3708      	adds	r7, #8
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}
 800e206:	bf00      	nop
 800e208:	20006c1c 	.word	0x20006c1c
 800e20c:	0800ef1c 	.word	0x0800ef1c

0800e210 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b082      	sub	sp, #8
 800e214:	af00      	add	r7, sp, #0
 800e216:	4603      	mov	r3, r0
 800e218:	6039      	str	r1, [r7, #0]
 800e21a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e21c:	683a      	ldr	r2, [r7, #0]
 800e21e:	4904      	ldr	r1, [pc, #16]	; (800e230 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e220:	4804      	ldr	r0, [pc, #16]	; (800e234 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e222:	f7fc fd87 	bl	800ad34 <USBD_GetString>
  return USBD_StrDesc;
 800e226:	4b02      	ldr	r3, [pc, #8]	; (800e230 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e228:	4618      	mov	r0, r3
 800e22a:	3708      	adds	r7, #8
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}
 800e230:	20006c1c 	.word	0x20006c1c
 800e234:	0800ef34 	.word	0x0800ef34

0800e238 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	4603      	mov	r3, r0
 800e240:	6039      	str	r1, [r7, #0]
 800e242:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e244:	683b      	ldr	r3, [r7, #0]
 800e246:	221a      	movs	r2, #26
 800e248:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e24a:	f000 f855 	bl	800e2f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e24e:	4b02      	ldr	r3, [pc, #8]	; (800e258 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e250:	4618      	mov	r0, r3
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}
 800e258:	200000f4 	.word	0x200000f4

0800e25c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	6039      	str	r1, [r7, #0]
 800e266:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e268:	79fb      	ldrb	r3, [r7, #7]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d105      	bne.n	800e27a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e26e:	683a      	ldr	r2, [r7, #0]
 800e270:	4907      	ldr	r1, [pc, #28]	; (800e290 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e272:	4808      	ldr	r0, [pc, #32]	; (800e294 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e274:	f7fc fd5e 	bl	800ad34 <USBD_GetString>
 800e278:	e004      	b.n	800e284 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e27a:	683a      	ldr	r2, [r7, #0]
 800e27c:	4904      	ldr	r1, [pc, #16]	; (800e290 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e27e:	4805      	ldr	r0, [pc, #20]	; (800e294 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e280:	f7fc fd58 	bl	800ad34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e284:	4b02      	ldr	r3, [pc, #8]	; (800e290 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e286:	4618      	mov	r0, r3
 800e288:	3708      	adds	r7, #8
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	20006c1c 	.word	0x20006c1c
 800e294:	0800ef48 	.word	0x0800ef48

0800e298 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	4603      	mov	r3, r0
 800e2a0:	6039      	str	r1, [r7, #0]
 800e2a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e2a4:	79fb      	ldrb	r3, [r7, #7]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d105      	bne.n	800e2b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e2aa:	683a      	ldr	r2, [r7, #0]
 800e2ac:	4907      	ldr	r1, [pc, #28]	; (800e2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e2ae:	4808      	ldr	r0, [pc, #32]	; (800e2d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e2b0:	f7fc fd40 	bl	800ad34 <USBD_GetString>
 800e2b4:	e004      	b.n	800e2c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e2b6:	683a      	ldr	r2, [r7, #0]
 800e2b8:	4904      	ldr	r1, [pc, #16]	; (800e2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e2ba:	4805      	ldr	r0, [pc, #20]	; (800e2d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e2bc:	f7fc fd3a 	bl	800ad34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2c0:	4b02      	ldr	r3, [pc, #8]	; (800e2cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	3708      	adds	r7, #8
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	bd80      	pop	{r7, pc}
 800e2ca:	bf00      	nop
 800e2cc:	20006c1c 	.word	0x20006c1c
 800e2d0:	0800ef54 	.word	0x0800ef54

0800e2d4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2d4:	b480      	push	{r7}
 800e2d6:	b083      	sub	sp, #12
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	4603      	mov	r3, r0
 800e2dc:	6039      	str	r1, [r7, #0]
 800e2de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	220c      	movs	r2, #12
 800e2e4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e2e6:	4b03      	ldr	r3, [pc, #12]	; (800e2f4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	370c      	adds	r7, #12
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f2:	4770      	bx	lr
 800e2f4:	200000e4 	.word	0x200000e4

0800e2f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b084      	sub	sp, #16
 800e2fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e2fe:	4b0f      	ldr	r3, [pc, #60]	; (800e33c <Get_SerialNum+0x44>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e304:	4b0e      	ldr	r3, [pc, #56]	; (800e340 <Get_SerialNum+0x48>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e30a:	4b0e      	ldr	r3, [pc, #56]	; (800e344 <Get_SerialNum+0x4c>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e310:	68fa      	ldr	r2, [r7, #12]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	4413      	add	r3, r2
 800e316:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d009      	beq.n	800e332 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e31e:	2208      	movs	r2, #8
 800e320:	4909      	ldr	r1, [pc, #36]	; (800e348 <Get_SerialNum+0x50>)
 800e322:	68f8      	ldr	r0, [r7, #12]
 800e324:	f000 f814 	bl	800e350 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e328:	2204      	movs	r2, #4
 800e32a:	4908      	ldr	r1, [pc, #32]	; (800e34c <Get_SerialNum+0x54>)
 800e32c:	68b8      	ldr	r0, [r7, #8]
 800e32e:	f000 f80f 	bl	800e350 <IntToUnicode>
  }
}
 800e332:	bf00      	nop
 800e334:	3710      	adds	r7, #16
 800e336:	46bd      	mov	sp, r7
 800e338:	bd80      	pop	{r7, pc}
 800e33a:	bf00      	nop
 800e33c:	1ff0f420 	.word	0x1ff0f420
 800e340:	1ff0f424 	.word	0x1ff0f424
 800e344:	1ff0f428 	.word	0x1ff0f428
 800e348:	200000f6 	.word	0x200000f6
 800e34c:	20000106 	.word	0x20000106

0800e350 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e350:	b480      	push	{r7}
 800e352:	b087      	sub	sp, #28
 800e354:	af00      	add	r7, sp, #0
 800e356:	60f8      	str	r0, [r7, #12]
 800e358:	60b9      	str	r1, [r7, #8]
 800e35a:	4613      	mov	r3, r2
 800e35c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e35e:	2300      	movs	r3, #0
 800e360:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e362:	2300      	movs	r3, #0
 800e364:	75fb      	strb	r3, [r7, #23]
 800e366:	e027      	b.n	800e3b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	0f1b      	lsrs	r3, r3, #28
 800e36c:	2b09      	cmp	r3, #9
 800e36e:	d80b      	bhi.n	800e388 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	0f1b      	lsrs	r3, r3, #28
 800e374:	b2da      	uxtb	r2, r3
 800e376:	7dfb      	ldrb	r3, [r7, #23]
 800e378:	005b      	lsls	r3, r3, #1
 800e37a:	4619      	mov	r1, r3
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	440b      	add	r3, r1
 800e380:	3230      	adds	r2, #48	; 0x30
 800e382:	b2d2      	uxtb	r2, r2
 800e384:	701a      	strb	r2, [r3, #0]
 800e386:	e00a      	b.n	800e39e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	0f1b      	lsrs	r3, r3, #28
 800e38c:	b2da      	uxtb	r2, r3
 800e38e:	7dfb      	ldrb	r3, [r7, #23]
 800e390:	005b      	lsls	r3, r3, #1
 800e392:	4619      	mov	r1, r3
 800e394:	68bb      	ldr	r3, [r7, #8]
 800e396:	440b      	add	r3, r1
 800e398:	3237      	adds	r2, #55	; 0x37
 800e39a:	b2d2      	uxtb	r2, r2
 800e39c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	011b      	lsls	r3, r3, #4
 800e3a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3a4:	7dfb      	ldrb	r3, [r7, #23]
 800e3a6:	005b      	lsls	r3, r3, #1
 800e3a8:	3301      	adds	r3, #1
 800e3aa:	68ba      	ldr	r2, [r7, #8]
 800e3ac:	4413      	add	r3, r2
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e3b2:	7dfb      	ldrb	r3, [r7, #23]
 800e3b4:	3301      	adds	r3, #1
 800e3b6:	75fb      	strb	r3, [r7, #23]
 800e3b8:	7dfa      	ldrb	r2, [r7, #23]
 800e3ba:	79fb      	ldrb	r3, [r7, #7]
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d3d3      	bcc.n	800e368 <IntToUnicode+0x18>
  }
}
 800e3c0:	bf00      	nop
 800e3c2:	bf00      	nop
 800e3c4:	371c      	adds	r7, #28
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr
	...

0800e3d0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b0ae      	sub	sp, #184	; 0xb8
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e3d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e3dc:	2200      	movs	r2, #0
 800e3de:	601a      	str	r2, [r3, #0]
 800e3e0:	605a      	str	r2, [r3, #4]
 800e3e2:	609a      	str	r2, [r3, #8]
 800e3e4:	60da      	str	r2, [r3, #12]
 800e3e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e3e8:	f107 0314 	add.w	r3, r7, #20
 800e3ec:	2290      	movs	r2, #144	; 0x90
 800e3ee:	2100      	movs	r1, #0
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f000 fc27 	bl	800ec44 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e3fe:	d161      	bne.n	800e4c4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800e400:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e404:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800e406:	2300      	movs	r3, #0
 800e408:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e40c:	f107 0314 	add.w	r3, r7, #20
 800e410:	4618      	mov	r0, r3
 800e412:	f7f6 ffcf 	bl	80053b4 <HAL_RCCEx_PeriphCLKConfig>
 800e416:	4603      	mov	r3, r0
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d001      	beq.n	800e420 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800e41c:	f7f3 fec0 	bl	80021a0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e420:	4b2a      	ldr	r3, [pc, #168]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e424:	4a29      	ldr	r2, [pc, #164]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e426:	f043 0301 	orr.w	r3, r3, #1
 800e42a:	6313      	str	r3, [r2, #48]	; 0x30
 800e42c:	4b27      	ldr	r3, [pc, #156]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e42e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e430:	f003 0301 	and.w	r3, r3, #1
 800e434:	613b      	str	r3, [r7, #16]
 800e436:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800e438:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800e43c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e440:	2302      	movs	r3, #2
 800e442:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e446:	2300      	movs	r3, #0
 800e448:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e44c:	2303      	movs	r3, #3
 800e44e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e452:	230a      	movs	r3, #10
 800e454:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e458:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e45c:	4619      	mov	r1, r3
 800e45e:	481c      	ldr	r0, [pc, #112]	; (800e4d0 <HAL_PCD_MspInit+0x100>)
 800e460:	f7f4 fdaa 	bl	8002fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800e464:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e468:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e46c:	2300      	movs	r3, #0
 800e46e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e472:	2300      	movs	r3, #0
 800e474:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800e478:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e47c:	4619      	mov	r1, r3
 800e47e:	4814      	ldr	r0, [pc, #80]	; (800e4d0 <HAL_PCD_MspInit+0x100>)
 800e480:	f7f4 fd9a 	bl	8002fb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e484:	4b11      	ldr	r3, [pc, #68]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e488:	4a10      	ldr	r2, [pc, #64]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e48a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e48e:	6353      	str	r3, [r2, #52]	; 0x34
 800e490:	4b0e      	ldr	r3, [pc, #56]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e498:	60fb      	str	r3, [r7, #12]
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	4b0b      	ldr	r3, [pc, #44]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e49e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4a0:	4a0a      	ldr	r2, [pc, #40]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e4a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e4a6:	6453      	str	r3, [r2, #68]	; 0x44
 800e4a8:	4b08      	ldr	r3, [pc, #32]	; (800e4cc <HAL_PCD_MspInit+0xfc>)
 800e4aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e4b0:	60bb      	str	r3, [r7, #8]
 800e4b2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	2105      	movs	r1, #5
 800e4b8:	2043      	movs	r0, #67	; 0x43
 800e4ba:	f7f4 fa2d 	bl	8002918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e4be:	2043      	movs	r0, #67	; 0x43
 800e4c0:	f7f4 fa46 	bl	8002950 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e4c4:	bf00      	nop
 800e4c6:	37b8      	adds	r7, #184	; 0xb8
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}
 800e4cc:	40023800 	.word	0x40023800
 800e4d0:	40020000 	.word	0x40020000

0800e4d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b082      	sub	sp, #8
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	f7fb fa99 	bl	8009a22 <USBD_LL_SetupStage>
}
 800e4f0:	bf00      	nop
 800e4f2:	3708      	adds	r7, #8
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	bd80      	pop	{r7, pc}

0800e4f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
 800e500:	460b      	mov	r3, r1
 800e502:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800e50a:	78fa      	ldrb	r2, [r7, #3]
 800e50c:	6879      	ldr	r1, [r7, #4]
 800e50e:	4613      	mov	r3, r2
 800e510:	00db      	lsls	r3, r3, #3
 800e512:	4413      	add	r3, r2
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	440b      	add	r3, r1
 800e518:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e51c:	681a      	ldr	r2, [r3, #0]
 800e51e:	78fb      	ldrb	r3, [r7, #3]
 800e520:	4619      	mov	r1, r3
 800e522:	f7fb fad3 	bl	8009acc <USBD_LL_DataOutStage>
}
 800e526:	bf00      	nop
 800e528:	3708      	adds	r7, #8
 800e52a:	46bd      	mov	sp, r7
 800e52c:	bd80      	pop	{r7, pc}

0800e52e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e52e:	b580      	push	{r7, lr}
 800e530:	b082      	sub	sp, #8
 800e532:	af00      	add	r7, sp, #0
 800e534:	6078      	str	r0, [r7, #4]
 800e536:	460b      	mov	r3, r1
 800e538:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800e540:	78fa      	ldrb	r2, [r7, #3]
 800e542:	6879      	ldr	r1, [r7, #4]
 800e544:	4613      	mov	r3, r2
 800e546:	00db      	lsls	r3, r3, #3
 800e548:	4413      	add	r3, r2
 800e54a:	009b      	lsls	r3, r3, #2
 800e54c:	440b      	add	r3, r1
 800e54e:	334c      	adds	r3, #76	; 0x4c
 800e550:	681a      	ldr	r2, [r3, #0]
 800e552:	78fb      	ldrb	r3, [r7, #3]
 800e554:	4619      	mov	r1, r3
 800e556:	f7fb fb6c 	bl	8009c32 <USBD_LL_DataInStage>
}
 800e55a:	bf00      	nop
 800e55c:	3708      	adds	r7, #8
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}

0800e562 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b082      	sub	sp, #8
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e570:	4618      	mov	r0, r3
 800e572:	f7fb fca0 	bl	8009eb6 <USBD_LL_SOF>
}
 800e576:	bf00      	nop
 800e578:	3708      	adds	r7, #8
 800e57a:	46bd      	mov	sp, r7
 800e57c:	bd80      	pop	{r7, pc}

0800e57e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e57e:	b580      	push	{r7, lr}
 800e580:	b084      	sub	sp, #16
 800e582:	af00      	add	r7, sp, #0
 800e584:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e586:	2301      	movs	r3, #1
 800e588:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	68db      	ldr	r3, [r3, #12]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d102      	bne.n	800e598 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e592:	2300      	movs	r3, #0
 800e594:	73fb      	strb	r3, [r7, #15]
 800e596:	e008      	b.n	800e5aa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	68db      	ldr	r3, [r3, #12]
 800e59c:	2b02      	cmp	r3, #2
 800e59e:	d102      	bne.n	800e5a6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	73fb      	strb	r3, [r7, #15]
 800e5a4:	e001      	b.n	800e5aa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e5a6:	f7f3 fdfb 	bl	80021a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e5b0:	7bfa      	ldrb	r2, [r7, #15]
 800e5b2:	4611      	mov	r1, r2
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f7fb fc40 	bl	8009e3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7fb fbe8 	bl	8009d96 <USBD_LL_Reset>
}
 800e5c6:	bf00      	nop
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}
	...

0800e5d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b082      	sub	sp, #8
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f7fb fc3b 	bl	8009e5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	687a      	ldr	r2, [r7, #4]
 800e5f0:	6812      	ldr	r2, [r2, #0]
 800e5f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e5f6:	f043 0301 	orr.w	r3, r3, #1
 800e5fa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	6a1b      	ldr	r3, [r3, #32]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d005      	beq.n	800e610 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e604:	4b04      	ldr	r3, [pc, #16]	; (800e618 <HAL_PCD_SuspendCallback+0x48>)
 800e606:	691b      	ldr	r3, [r3, #16]
 800e608:	4a03      	ldr	r2, [pc, #12]	; (800e618 <HAL_PCD_SuspendCallback+0x48>)
 800e60a:	f043 0306 	orr.w	r3, r3, #6
 800e60e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e610:	bf00      	nop
 800e612:	3708      	adds	r7, #8
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}
 800e618:	e000ed00 	.word	0xe000ed00

0800e61c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b082      	sub	sp, #8
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7fb fc2b 	bl	8009e86 <USBD_LL_Resume>
}
 800e630:	bf00      	nop
 800e632:	3708      	adds	r7, #8
 800e634:	46bd      	mov	sp, r7
 800e636:	bd80      	pop	{r7, pc}

0800e638 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b082      	sub	sp, #8
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	460b      	mov	r3, r1
 800e642:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e64a:	78fa      	ldrb	r2, [r7, #3]
 800e64c:	4611      	mov	r1, r2
 800e64e:	4618      	mov	r0, r3
 800e650:	f7fb fc83 	bl	8009f5a <USBD_LL_IsoOUTIncomplete>
}
 800e654:	bf00      	nop
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	460b      	mov	r3, r1
 800e666:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e66e:	78fa      	ldrb	r2, [r7, #3]
 800e670:	4611      	mov	r1, r2
 800e672:	4618      	mov	r0, r3
 800e674:	f7fb fc3f 	bl	8009ef6 <USBD_LL_IsoINIncomplete>
}
 800e678:	bf00      	nop
 800e67a:	3708      	adds	r7, #8
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b082      	sub	sp, #8
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e68e:	4618      	mov	r0, r3
 800e690:	f7fb fc95 	bl	8009fbe <USBD_LL_DevConnected>
}
 800e694:	bf00      	nop
 800e696:	3708      	adds	r7, #8
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}

0800e69c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b082      	sub	sp, #8
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	f7fb fc92 	bl	8009fd4 <USBD_LL_DevDisconnected>
}
 800e6b0:	bf00      	nop
 800e6b2:	3708      	adds	r7, #8
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b082      	sub	sp, #8
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d13c      	bne.n	800e742 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e6c8:	4a20      	ldr	r2, [pc, #128]	; (800e74c <USBD_LL_Init+0x94>)
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	4a1e      	ldr	r2, [pc, #120]	; (800e74c <USBD_LL_Init+0x94>)
 800e6d4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e6d8:	4b1c      	ldr	r3, [pc, #112]	; (800e74c <USBD_LL_Init+0x94>)
 800e6da:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e6de:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e6e0:	4b1a      	ldr	r3, [pc, #104]	; (800e74c <USBD_LL_Init+0x94>)
 800e6e2:	2206      	movs	r2, #6
 800e6e4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e6e6:	4b19      	ldr	r3, [pc, #100]	; (800e74c <USBD_LL_Init+0x94>)
 800e6e8:	2202      	movs	r2, #2
 800e6ea:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e6ec:	4b17      	ldr	r3, [pc, #92]	; (800e74c <USBD_LL_Init+0x94>)
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e6f2:	4b16      	ldr	r3, [pc, #88]	; (800e74c <USBD_LL_Init+0x94>)
 800e6f4:	2202      	movs	r2, #2
 800e6f6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e6f8:	4b14      	ldr	r3, [pc, #80]	; (800e74c <USBD_LL_Init+0x94>)
 800e6fa:	2201      	movs	r2, #1
 800e6fc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e6fe:	4b13      	ldr	r3, [pc, #76]	; (800e74c <USBD_LL_Init+0x94>)
 800e700:	2200      	movs	r2, #0
 800e702:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e704:	4b11      	ldr	r3, [pc, #68]	; (800e74c <USBD_LL_Init+0x94>)
 800e706:	2200      	movs	r2, #0
 800e708:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e70a:	4b10      	ldr	r3, [pc, #64]	; (800e74c <USBD_LL_Init+0x94>)
 800e70c:	2201      	movs	r2, #1
 800e70e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e710:	4b0e      	ldr	r3, [pc, #56]	; (800e74c <USBD_LL_Init+0x94>)
 800e712:	2200      	movs	r2, #0
 800e714:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e716:	480d      	ldr	r0, [pc, #52]	; (800e74c <USBD_LL_Init+0x94>)
 800e718:	f7f4 fe2d 	bl	8003376 <HAL_PCD_Init>
 800e71c:	4603      	mov	r3, r0
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d001      	beq.n	800e726 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e722:	f7f3 fd3d 	bl	80021a0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e726:	2180      	movs	r1, #128	; 0x80
 800e728:	4808      	ldr	r0, [pc, #32]	; (800e74c <USBD_LL_Init+0x94>)
 800e72a:	f7f6 f8a8 	bl	800487e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e72e:	2240      	movs	r2, #64	; 0x40
 800e730:	2100      	movs	r1, #0
 800e732:	4806      	ldr	r0, [pc, #24]	; (800e74c <USBD_LL_Init+0x94>)
 800e734:	f7f6 f85c 	bl	80047f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e738:	2280      	movs	r2, #128	; 0x80
 800e73a:	2101      	movs	r1, #1
 800e73c:	4803      	ldr	r0, [pc, #12]	; (800e74c <USBD_LL_Init+0x94>)
 800e73e:	f7f6 f857 	bl	80047f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e742:	2300      	movs	r3, #0
}
 800e744:	4618      	mov	r0, r3
 800e746:	3708      	adds	r7, #8
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	20006e1c 	.word	0x20006e1c

0800e750 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b084      	sub	sp, #16
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e758:	2300      	movs	r3, #0
 800e75a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e75c:	2300      	movs	r3, #0
 800e75e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e766:	4618      	mov	r0, r3
 800e768:	f7f4 ff29 	bl	80035be <HAL_PCD_Start>
 800e76c:	4603      	mov	r3, r0
 800e76e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e770:	7bfb      	ldrb	r3, [r7, #15]
 800e772:	4618      	mov	r0, r3
 800e774:	f000 f97e 	bl	800ea74 <USBD_Get_USB_Status>
 800e778:	4603      	mov	r3, r0
 800e77a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e77c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3710      	adds	r7, #16
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}

0800e786 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e786:	b580      	push	{r7, lr}
 800e788:	b084      	sub	sp, #16
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	6078      	str	r0, [r7, #4]
 800e78e:	4608      	mov	r0, r1
 800e790:	4611      	mov	r1, r2
 800e792:	461a      	mov	r2, r3
 800e794:	4603      	mov	r3, r0
 800e796:	70fb      	strb	r3, [r7, #3]
 800e798:	460b      	mov	r3, r1
 800e79a:	70bb      	strb	r3, [r7, #2]
 800e79c:	4613      	mov	r3, r2
 800e79e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e7ae:	78bb      	ldrb	r3, [r7, #2]
 800e7b0:	883a      	ldrh	r2, [r7, #0]
 800e7b2:	78f9      	ldrb	r1, [r7, #3]
 800e7b4:	f7f5 fc16 	bl	8003fe4 <HAL_PCD_EP_Open>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7bc:	7bfb      	ldrb	r3, [r7, #15]
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f000 f958 	bl	800ea74 <USBD_Get_USB_Status>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3710      	adds	r7, #16
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}

0800e7d2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b084      	sub	sp, #16
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
 800e7da:	460b      	mov	r3, r1
 800e7dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7de:	2300      	movs	r3, #0
 800e7e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e7ec:	78fa      	ldrb	r2, [r7, #3]
 800e7ee:	4611      	mov	r1, r2
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f7f5 fc5f 	bl	80040b4 <HAL_PCD_EP_Close>
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7fa:	7bfb      	ldrb	r3, [r7, #15]
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f000 f939 	bl	800ea74 <USBD_Get_USB_Status>
 800e802:	4603      	mov	r3, r0
 800e804:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e806:	7bbb      	ldrb	r3, [r7, #14]
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3710      	adds	r7, #16
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b084      	sub	sp, #16
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
 800e818:	460b      	mov	r3, r1
 800e81a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e81c:	2300      	movs	r3, #0
 800e81e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e820:	2300      	movs	r3, #0
 800e822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e82a:	78fa      	ldrb	r2, [r7, #3]
 800e82c:	4611      	mov	r1, r2
 800e82e:	4618      	mov	r0, r3
 800e830:	f7f5 fd37 	bl	80042a2 <HAL_PCD_EP_SetStall>
 800e834:	4603      	mov	r3, r0
 800e836:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e838:	7bfb      	ldrb	r3, [r7, #15]
 800e83a:	4618      	mov	r0, r3
 800e83c:	f000 f91a 	bl	800ea74 <USBD_Get_USB_Status>
 800e840:	4603      	mov	r3, r0
 800e842:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e844:	7bbb      	ldrb	r3, [r7, #14]
}
 800e846:	4618      	mov	r0, r3
 800e848:	3710      	adds	r7, #16
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}

0800e84e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e84e:	b580      	push	{r7, lr}
 800e850:	b084      	sub	sp, #16
 800e852:	af00      	add	r7, sp, #0
 800e854:	6078      	str	r0, [r7, #4]
 800e856:	460b      	mov	r3, r1
 800e858:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e85a:	2300      	movs	r3, #0
 800e85c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e85e:	2300      	movs	r3, #0
 800e860:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e868:	78fa      	ldrb	r2, [r7, #3]
 800e86a:	4611      	mov	r1, r2
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7f5 fd7c 	bl	800436a <HAL_PCD_EP_ClrStall>
 800e872:	4603      	mov	r3, r0
 800e874:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e876:	7bfb      	ldrb	r3, [r7, #15]
 800e878:	4618      	mov	r0, r3
 800e87a:	f000 f8fb 	bl	800ea74 <USBD_Get_USB_Status>
 800e87e:	4603      	mov	r3, r0
 800e880:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e882:	7bbb      	ldrb	r3, [r7, #14]
}
 800e884:	4618      	mov	r0, r3
 800e886:	3710      	adds	r7, #16
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e88c:	b480      	push	{r7}
 800e88e:	b085      	sub	sp, #20
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
 800e894:	460b      	mov	r3, r1
 800e896:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e89e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e8a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	da0b      	bge.n	800e8c0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e8a8:	78fb      	ldrb	r3, [r7, #3]
 800e8aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8ae:	68f9      	ldr	r1, [r7, #12]
 800e8b0:	4613      	mov	r3, r2
 800e8b2:	00db      	lsls	r3, r3, #3
 800e8b4:	4413      	add	r3, r2
 800e8b6:	009b      	lsls	r3, r3, #2
 800e8b8:	440b      	add	r3, r1
 800e8ba:	333e      	adds	r3, #62	; 0x3e
 800e8bc:	781b      	ldrb	r3, [r3, #0]
 800e8be:	e00b      	b.n	800e8d8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e8c0:	78fb      	ldrb	r3, [r7, #3]
 800e8c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8c6:	68f9      	ldr	r1, [r7, #12]
 800e8c8:	4613      	mov	r3, r2
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	4413      	add	r3, r2
 800e8ce:	009b      	lsls	r3, r3, #2
 800e8d0:	440b      	add	r3, r1
 800e8d2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e8d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3714      	adds	r7, #20
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e2:	4770      	bx	lr

0800e8e4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b084      	sub	sp, #16
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
 800e8ec:	460b      	mov	r3, r1
 800e8ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8fe:	78fa      	ldrb	r2, [r7, #3]
 800e900:	4611      	mov	r1, r2
 800e902:	4618      	mov	r0, r3
 800e904:	f7f5 fb49 	bl	8003f9a <HAL_PCD_SetAddress>
 800e908:	4603      	mov	r3, r0
 800e90a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e90c:	7bfb      	ldrb	r3, [r7, #15]
 800e90e:	4618      	mov	r0, r3
 800e910:	f000 f8b0 	bl	800ea74 <USBD_Get_USB_Status>
 800e914:	4603      	mov	r3, r0
 800e916:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e918:	7bbb      	ldrb	r3, [r7, #14]
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3710      	adds	r7, #16
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}

0800e922 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e922:	b580      	push	{r7, lr}
 800e924:	b086      	sub	sp, #24
 800e926:	af00      	add	r7, sp, #0
 800e928:	60f8      	str	r0, [r7, #12]
 800e92a:	607a      	str	r2, [r7, #4]
 800e92c:	603b      	str	r3, [r7, #0]
 800e92e:	460b      	mov	r3, r1
 800e930:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e932:	2300      	movs	r3, #0
 800e934:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e936:	2300      	movs	r3, #0
 800e938:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e940:	7af9      	ldrb	r1, [r7, #11]
 800e942:	683b      	ldr	r3, [r7, #0]
 800e944:	687a      	ldr	r2, [r7, #4]
 800e946:	f7f5 fc62 	bl	800420e <HAL_PCD_EP_Transmit>
 800e94a:	4603      	mov	r3, r0
 800e94c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e94e:	7dfb      	ldrb	r3, [r7, #23]
 800e950:	4618      	mov	r0, r3
 800e952:	f000 f88f 	bl	800ea74 <USBD_Get_USB_Status>
 800e956:	4603      	mov	r3, r0
 800e958:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e95a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e95c:	4618      	mov	r0, r3
 800e95e:	3718      	adds	r7, #24
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}

0800e964 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b086      	sub	sp, #24
 800e968:	af00      	add	r7, sp, #0
 800e96a:	60f8      	str	r0, [r7, #12]
 800e96c:	607a      	str	r2, [r7, #4]
 800e96e:	603b      	str	r3, [r7, #0]
 800e970:	460b      	mov	r3, r1
 800e972:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e974:	2300      	movs	r3, #0
 800e976:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e978:	2300      	movs	r3, #0
 800e97a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e982:	7af9      	ldrb	r1, [r7, #11]
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	f7f5 fbde 	bl	8004148 <HAL_PCD_EP_Receive>
 800e98c:	4603      	mov	r3, r0
 800e98e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e990:	7dfb      	ldrb	r3, [r7, #23]
 800e992:	4618      	mov	r0, r3
 800e994:	f000 f86e 	bl	800ea74 <USBD_Get_USB_Status>
 800e998:	4603      	mov	r3, r0
 800e99a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e99c:	7dbb      	ldrb	r3, [r7, #22]
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3718      	adds	r7, #24
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}

0800e9a6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9a6:	b580      	push	{r7, lr}
 800e9a8:	b082      	sub	sp, #8
 800e9aa:	af00      	add	r7, sp, #0
 800e9ac:	6078      	str	r0, [r7, #4]
 800e9ae:	460b      	mov	r3, r1
 800e9b0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e9b8:	78fa      	ldrb	r2, [r7, #3]
 800e9ba:	4611      	mov	r1, r2
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f7f5 fc0e 	bl	80041de <HAL_PCD_EP_GetRxCount>
 800e9c2:	4603      	mov	r3, r0
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	3708      	adds	r7, #8
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}

0800e9cc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b082      	sub	sp, #8
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	460b      	mov	r3, r1
 800e9d6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e9d8:	78fb      	ldrb	r3, [r7, #3]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d002      	beq.n	800e9e4 <HAL_PCDEx_LPM_Callback+0x18>
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d01f      	beq.n	800ea22 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e9e2:	e03b      	b.n	800ea5c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6a1b      	ldr	r3, [r3, #32]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d007      	beq.n	800e9fc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e9ec:	f000 f83c 	bl	800ea68 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e9f0:	4b1c      	ldr	r3, [pc, #112]	; (800ea64 <HAL_PCDEx_LPM_Callback+0x98>)
 800e9f2:	691b      	ldr	r3, [r3, #16]
 800e9f4:	4a1b      	ldr	r2, [pc, #108]	; (800ea64 <HAL_PCDEx_LPM_Callback+0x98>)
 800e9f6:	f023 0306 	bic.w	r3, r3, #6
 800e9fa:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	6812      	ldr	r2, [r2, #0]
 800ea0a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ea0e:	f023 0301 	bic.w	r3, r3, #1
 800ea12:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fb fa33 	bl	8009e86 <USBD_LL_Resume>
    break;
 800ea20:	e01c      	b.n	800ea5c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	687a      	ldr	r2, [r7, #4]
 800ea2e:	6812      	ldr	r2, [r2, #0]
 800ea30:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ea34:	f043 0301 	orr.w	r3, r3, #1
 800ea38:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ea40:	4618      	mov	r0, r3
 800ea42:	f7fb fa0a 	bl	8009e5a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	6a1b      	ldr	r3, [r3, #32]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d005      	beq.n	800ea5a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ea4e:	4b05      	ldr	r3, [pc, #20]	; (800ea64 <HAL_PCDEx_LPM_Callback+0x98>)
 800ea50:	691b      	ldr	r3, [r3, #16]
 800ea52:	4a04      	ldr	r2, [pc, #16]	; (800ea64 <HAL_PCDEx_LPM_Callback+0x98>)
 800ea54:	f043 0306 	orr.w	r3, r3, #6
 800ea58:	6113      	str	r3, [r2, #16]
    break;
 800ea5a:	bf00      	nop
}
 800ea5c:	bf00      	nop
 800ea5e:	3708      	adds	r7, #8
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bd80      	pop	{r7, pc}
 800ea64:	e000ed00 	.word	0xe000ed00

0800ea68 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ea6c:	f7f3 f8e4 	bl	8001c38 <SystemClock_Config>
}
 800ea70:	bf00      	nop
 800ea72:	bd80      	pop	{r7, pc}

0800ea74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b085      	sub	sp, #20
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea7e:	2300      	movs	r3, #0
 800ea80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ea82:	79fb      	ldrb	r3, [r7, #7]
 800ea84:	2b03      	cmp	r3, #3
 800ea86:	d817      	bhi.n	800eab8 <USBD_Get_USB_Status+0x44>
 800ea88:	a201      	add	r2, pc, #4	; (adr r2, 800ea90 <USBD_Get_USB_Status+0x1c>)
 800ea8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea8e:	bf00      	nop
 800ea90:	0800eaa1 	.word	0x0800eaa1
 800ea94:	0800eaa7 	.word	0x0800eaa7
 800ea98:	0800eaad 	.word	0x0800eaad
 800ea9c:	0800eab3 	.word	0x0800eab3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	73fb      	strb	r3, [r7, #15]
    break;
 800eaa4:	e00b      	b.n	800eabe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eaa6:	2303      	movs	r3, #3
 800eaa8:	73fb      	strb	r3, [r7, #15]
    break;
 800eaaa:	e008      	b.n	800eabe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eaac:	2301      	movs	r3, #1
 800eaae:	73fb      	strb	r3, [r7, #15]
    break;
 800eab0:	e005      	b.n	800eabe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eab2:	2303      	movs	r3, #3
 800eab4:	73fb      	strb	r3, [r7, #15]
    break;
 800eab6:	e002      	b.n	800eabe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eab8:	2303      	movs	r3, #3
 800eaba:	73fb      	strb	r3, [r7, #15]
    break;
 800eabc:	bf00      	nop
  }
  return usb_status;
 800eabe:	7bfb      	ldrb	r3, [r7, #15]
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <malloc>:
 800eacc:	4b02      	ldr	r3, [pc, #8]	; (800ead8 <malloc+0xc>)
 800eace:	4601      	mov	r1, r0
 800ead0:	6818      	ldr	r0, [r3, #0]
 800ead2:	f000 b82b 	b.w	800eb2c <_malloc_r>
 800ead6:	bf00      	nop
 800ead8:	2000015c 	.word	0x2000015c

0800eadc <free>:
 800eadc:	4b02      	ldr	r3, [pc, #8]	; (800eae8 <free+0xc>)
 800eade:	4601      	mov	r1, r0
 800eae0:	6818      	ldr	r0, [r3, #0]
 800eae2:	f000 b957 	b.w	800ed94 <_free_r>
 800eae6:	bf00      	nop
 800eae8:	2000015c 	.word	0x2000015c

0800eaec <sbrk_aligned>:
 800eaec:	b570      	push	{r4, r5, r6, lr}
 800eaee:	4e0e      	ldr	r6, [pc, #56]	; (800eb28 <sbrk_aligned+0x3c>)
 800eaf0:	460c      	mov	r4, r1
 800eaf2:	6831      	ldr	r1, [r6, #0]
 800eaf4:	4605      	mov	r5, r0
 800eaf6:	b911      	cbnz	r1, 800eafe <sbrk_aligned+0x12>
 800eaf8:	f000 f902 	bl	800ed00 <_sbrk_r>
 800eafc:	6030      	str	r0, [r6, #0]
 800eafe:	4621      	mov	r1, r4
 800eb00:	4628      	mov	r0, r5
 800eb02:	f000 f8fd 	bl	800ed00 <_sbrk_r>
 800eb06:	1c43      	adds	r3, r0, #1
 800eb08:	d00a      	beq.n	800eb20 <sbrk_aligned+0x34>
 800eb0a:	1cc4      	adds	r4, r0, #3
 800eb0c:	f024 0403 	bic.w	r4, r4, #3
 800eb10:	42a0      	cmp	r0, r4
 800eb12:	d007      	beq.n	800eb24 <sbrk_aligned+0x38>
 800eb14:	1a21      	subs	r1, r4, r0
 800eb16:	4628      	mov	r0, r5
 800eb18:	f000 f8f2 	bl	800ed00 <_sbrk_r>
 800eb1c:	3001      	adds	r0, #1
 800eb1e:	d101      	bne.n	800eb24 <sbrk_aligned+0x38>
 800eb20:	f04f 34ff 	mov.w	r4, #4294967295
 800eb24:	4620      	mov	r0, r4
 800eb26:	bd70      	pop	{r4, r5, r6, pc}
 800eb28:	20007328 	.word	0x20007328

0800eb2c <_malloc_r>:
 800eb2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb30:	1ccd      	adds	r5, r1, #3
 800eb32:	f025 0503 	bic.w	r5, r5, #3
 800eb36:	3508      	adds	r5, #8
 800eb38:	2d0c      	cmp	r5, #12
 800eb3a:	bf38      	it	cc
 800eb3c:	250c      	movcc	r5, #12
 800eb3e:	2d00      	cmp	r5, #0
 800eb40:	4607      	mov	r7, r0
 800eb42:	db01      	blt.n	800eb48 <_malloc_r+0x1c>
 800eb44:	42a9      	cmp	r1, r5
 800eb46:	d905      	bls.n	800eb54 <_malloc_r+0x28>
 800eb48:	230c      	movs	r3, #12
 800eb4a:	603b      	str	r3, [r7, #0]
 800eb4c:	2600      	movs	r6, #0
 800eb4e:	4630      	mov	r0, r6
 800eb50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb54:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ec28 <_malloc_r+0xfc>
 800eb58:	f000 f868 	bl	800ec2c <__malloc_lock>
 800eb5c:	f8d8 3000 	ldr.w	r3, [r8]
 800eb60:	461c      	mov	r4, r3
 800eb62:	bb5c      	cbnz	r4, 800ebbc <_malloc_r+0x90>
 800eb64:	4629      	mov	r1, r5
 800eb66:	4638      	mov	r0, r7
 800eb68:	f7ff ffc0 	bl	800eaec <sbrk_aligned>
 800eb6c:	1c43      	adds	r3, r0, #1
 800eb6e:	4604      	mov	r4, r0
 800eb70:	d155      	bne.n	800ec1e <_malloc_r+0xf2>
 800eb72:	f8d8 4000 	ldr.w	r4, [r8]
 800eb76:	4626      	mov	r6, r4
 800eb78:	2e00      	cmp	r6, #0
 800eb7a:	d145      	bne.n	800ec08 <_malloc_r+0xdc>
 800eb7c:	2c00      	cmp	r4, #0
 800eb7e:	d048      	beq.n	800ec12 <_malloc_r+0xe6>
 800eb80:	6823      	ldr	r3, [r4, #0]
 800eb82:	4631      	mov	r1, r6
 800eb84:	4638      	mov	r0, r7
 800eb86:	eb04 0903 	add.w	r9, r4, r3
 800eb8a:	f000 f8b9 	bl	800ed00 <_sbrk_r>
 800eb8e:	4581      	cmp	r9, r0
 800eb90:	d13f      	bne.n	800ec12 <_malloc_r+0xe6>
 800eb92:	6821      	ldr	r1, [r4, #0]
 800eb94:	1a6d      	subs	r5, r5, r1
 800eb96:	4629      	mov	r1, r5
 800eb98:	4638      	mov	r0, r7
 800eb9a:	f7ff ffa7 	bl	800eaec <sbrk_aligned>
 800eb9e:	3001      	adds	r0, #1
 800eba0:	d037      	beq.n	800ec12 <_malloc_r+0xe6>
 800eba2:	6823      	ldr	r3, [r4, #0]
 800eba4:	442b      	add	r3, r5
 800eba6:	6023      	str	r3, [r4, #0]
 800eba8:	f8d8 3000 	ldr.w	r3, [r8]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d038      	beq.n	800ec22 <_malloc_r+0xf6>
 800ebb0:	685a      	ldr	r2, [r3, #4]
 800ebb2:	42a2      	cmp	r2, r4
 800ebb4:	d12b      	bne.n	800ec0e <_malloc_r+0xe2>
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	605a      	str	r2, [r3, #4]
 800ebba:	e00f      	b.n	800ebdc <_malloc_r+0xb0>
 800ebbc:	6822      	ldr	r2, [r4, #0]
 800ebbe:	1b52      	subs	r2, r2, r5
 800ebc0:	d41f      	bmi.n	800ec02 <_malloc_r+0xd6>
 800ebc2:	2a0b      	cmp	r2, #11
 800ebc4:	d917      	bls.n	800ebf6 <_malloc_r+0xca>
 800ebc6:	1961      	adds	r1, r4, r5
 800ebc8:	42a3      	cmp	r3, r4
 800ebca:	6025      	str	r5, [r4, #0]
 800ebcc:	bf18      	it	ne
 800ebce:	6059      	strne	r1, [r3, #4]
 800ebd0:	6863      	ldr	r3, [r4, #4]
 800ebd2:	bf08      	it	eq
 800ebd4:	f8c8 1000 	streq.w	r1, [r8]
 800ebd8:	5162      	str	r2, [r4, r5]
 800ebda:	604b      	str	r3, [r1, #4]
 800ebdc:	4638      	mov	r0, r7
 800ebde:	f104 060b 	add.w	r6, r4, #11
 800ebe2:	f000 f829 	bl	800ec38 <__malloc_unlock>
 800ebe6:	f026 0607 	bic.w	r6, r6, #7
 800ebea:	1d23      	adds	r3, r4, #4
 800ebec:	1af2      	subs	r2, r6, r3
 800ebee:	d0ae      	beq.n	800eb4e <_malloc_r+0x22>
 800ebf0:	1b9b      	subs	r3, r3, r6
 800ebf2:	50a3      	str	r3, [r4, r2]
 800ebf4:	e7ab      	b.n	800eb4e <_malloc_r+0x22>
 800ebf6:	42a3      	cmp	r3, r4
 800ebf8:	6862      	ldr	r2, [r4, #4]
 800ebfa:	d1dd      	bne.n	800ebb8 <_malloc_r+0x8c>
 800ebfc:	f8c8 2000 	str.w	r2, [r8]
 800ec00:	e7ec      	b.n	800ebdc <_malloc_r+0xb0>
 800ec02:	4623      	mov	r3, r4
 800ec04:	6864      	ldr	r4, [r4, #4]
 800ec06:	e7ac      	b.n	800eb62 <_malloc_r+0x36>
 800ec08:	4634      	mov	r4, r6
 800ec0a:	6876      	ldr	r6, [r6, #4]
 800ec0c:	e7b4      	b.n	800eb78 <_malloc_r+0x4c>
 800ec0e:	4613      	mov	r3, r2
 800ec10:	e7cc      	b.n	800ebac <_malloc_r+0x80>
 800ec12:	230c      	movs	r3, #12
 800ec14:	603b      	str	r3, [r7, #0]
 800ec16:	4638      	mov	r0, r7
 800ec18:	f000 f80e 	bl	800ec38 <__malloc_unlock>
 800ec1c:	e797      	b.n	800eb4e <_malloc_r+0x22>
 800ec1e:	6025      	str	r5, [r4, #0]
 800ec20:	e7dc      	b.n	800ebdc <_malloc_r+0xb0>
 800ec22:	605b      	str	r3, [r3, #4]
 800ec24:	deff      	udf	#255	; 0xff
 800ec26:	bf00      	nop
 800ec28:	20007324 	.word	0x20007324

0800ec2c <__malloc_lock>:
 800ec2c:	4801      	ldr	r0, [pc, #4]	; (800ec34 <__malloc_lock+0x8>)
 800ec2e:	f000 b8a1 	b.w	800ed74 <__retarget_lock_acquire_recursive>
 800ec32:	bf00      	nop
 800ec34:	20007468 	.word	0x20007468

0800ec38 <__malloc_unlock>:
 800ec38:	4801      	ldr	r0, [pc, #4]	; (800ec40 <__malloc_unlock+0x8>)
 800ec3a:	f000 b89c 	b.w	800ed76 <__retarget_lock_release_recursive>
 800ec3e:	bf00      	nop
 800ec40:	20007468 	.word	0x20007468

0800ec44 <memset>:
 800ec44:	4402      	add	r2, r0
 800ec46:	4603      	mov	r3, r0
 800ec48:	4293      	cmp	r3, r2
 800ec4a:	d100      	bne.n	800ec4e <memset+0xa>
 800ec4c:	4770      	bx	lr
 800ec4e:	f803 1b01 	strb.w	r1, [r3], #1
 800ec52:	e7f9      	b.n	800ec48 <memset+0x4>

0800ec54 <_reclaim_reent>:
 800ec54:	4b29      	ldr	r3, [pc, #164]	; (800ecfc <_reclaim_reent+0xa8>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	4283      	cmp	r3, r0
 800ec5a:	b570      	push	{r4, r5, r6, lr}
 800ec5c:	4604      	mov	r4, r0
 800ec5e:	d04b      	beq.n	800ecf8 <_reclaim_reent+0xa4>
 800ec60:	69c3      	ldr	r3, [r0, #28]
 800ec62:	b143      	cbz	r3, 800ec76 <_reclaim_reent+0x22>
 800ec64:	68db      	ldr	r3, [r3, #12]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d144      	bne.n	800ecf4 <_reclaim_reent+0xa0>
 800ec6a:	69e3      	ldr	r3, [r4, #28]
 800ec6c:	6819      	ldr	r1, [r3, #0]
 800ec6e:	b111      	cbz	r1, 800ec76 <_reclaim_reent+0x22>
 800ec70:	4620      	mov	r0, r4
 800ec72:	f000 f88f 	bl	800ed94 <_free_r>
 800ec76:	6961      	ldr	r1, [r4, #20]
 800ec78:	b111      	cbz	r1, 800ec80 <_reclaim_reent+0x2c>
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	f000 f88a 	bl	800ed94 <_free_r>
 800ec80:	69e1      	ldr	r1, [r4, #28]
 800ec82:	b111      	cbz	r1, 800ec8a <_reclaim_reent+0x36>
 800ec84:	4620      	mov	r0, r4
 800ec86:	f000 f885 	bl	800ed94 <_free_r>
 800ec8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ec8c:	b111      	cbz	r1, 800ec94 <_reclaim_reent+0x40>
 800ec8e:	4620      	mov	r0, r4
 800ec90:	f000 f880 	bl	800ed94 <_free_r>
 800ec94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec96:	b111      	cbz	r1, 800ec9e <_reclaim_reent+0x4a>
 800ec98:	4620      	mov	r0, r4
 800ec9a:	f000 f87b 	bl	800ed94 <_free_r>
 800ec9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800eca0:	b111      	cbz	r1, 800eca8 <_reclaim_reent+0x54>
 800eca2:	4620      	mov	r0, r4
 800eca4:	f000 f876 	bl	800ed94 <_free_r>
 800eca8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ecaa:	b111      	cbz	r1, 800ecb2 <_reclaim_reent+0x5e>
 800ecac:	4620      	mov	r0, r4
 800ecae:	f000 f871 	bl	800ed94 <_free_r>
 800ecb2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ecb4:	b111      	cbz	r1, 800ecbc <_reclaim_reent+0x68>
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	f000 f86c 	bl	800ed94 <_free_r>
 800ecbc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800ecbe:	b111      	cbz	r1, 800ecc6 <_reclaim_reent+0x72>
 800ecc0:	4620      	mov	r0, r4
 800ecc2:	f000 f867 	bl	800ed94 <_free_r>
 800ecc6:	6a23      	ldr	r3, [r4, #32]
 800ecc8:	b1b3      	cbz	r3, 800ecf8 <_reclaim_reent+0xa4>
 800ecca:	4620      	mov	r0, r4
 800eccc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ecd0:	4718      	bx	r3
 800ecd2:	5949      	ldr	r1, [r1, r5]
 800ecd4:	b941      	cbnz	r1, 800ece8 <_reclaim_reent+0x94>
 800ecd6:	3504      	adds	r5, #4
 800ecd8:	69e3      	ldr	r3, [r4, #28]
 800ecda:	2d80      	cmp	r5, #128	; 0x80
 800ecdc:	68d9      	ldr	r1, [r3, #12]
 800ecde:	d1f8      	bne.n	800ecd2 <_reclaim_reent+0x7e>
 800ece0:	4620      	mov	r0, r4
 800ece2:	f000 f857 	bl	800ed94 <_free_r>
 800ece6:	e7c0      	b.n	800ec6a <_reclaim_reent+0x16>
 800ece8:	680e      	ldr	r6, [r1, #0]
 800ecea:	4620      	mov	r0, r4
 800ecec:	f000 f852 	bl	800ed94 <_free_r>
 800ecf0:	4631      	mov	r1, r6
 800ecf2:	e7ef      	b.n	800ecd4 <_reclaim_reent+0x80>
 800ecf4:	2500      	movs	r5, #0
 800ecf6:	e7ef      	b.n	800ecd8 <_reclaim_reent+0x84>
 800ecf8:	bd70      	pop	{r4, r5, r6, pc}
 800ecfa:	bf00      	nop
 800ecfc:	2000015c 	.word	0x2000015c

0800ed00 <_sbrk_r>:
 800ed00:	b538      	push	{r3, r4, r5, lr}
 800ed02:	4d06      	ldr	r5, [pc, #24]	; (800ed1c <_sbrk_r+0x1c>)
 800ed04:	2300      	movs	r3, #0
 800ed06:	4604      	mov	r4, r0
 800ed08:	4608      	mov	r0, r1
 800ed0a:	602b      	str	r3, [r5, #0]
 800ed0c:	f7f3 fc8a 	bl	8002624 <_sbrk>
 800ed10:	1c43      	adds	r3, r0, #1
 800ed12:	d102      	bne.n	800ed1a <_sbrk_r+0x1a>
 800ed14:	682b      	ldr	r3, [r5, #0]
 800ed16:	b103      	cbz	r3, 800ed1a <_sbrk_r+0x1a>
 800ed18:	6023      	str	r3, [r4, #0]
 800ed1a:	bd38      	pop	{r3, r4, r5, pc}
 800ed1c:	20007464 	.word	0x20007464

0800ed20 <__errno>:
 800ed20:	4b01      	ldr	r3, [pc, #4]	; (800ed28 <__errno+0x8>)
 800ed22:	6818      	ldr	r0, [r3, #0]
 800ed24:	4770      	bx	lr
 800ed26:	bf00      	nop
 800ed28:	2000015c 	.word	0x2000015c

0800ed2c <__libc_init_array>:
 800ed2c:	b570      	push	{r4, r5, r6, lr}
 800ed2e:	4d0d      	ldr	r5, [pc, #52]	; (800ed64 <__libc_init_array+0x38>)
 800ed30:	4c0d      	ldr	r4, [pc, #52]	; (800ed68 <__libc_init_array+0x3c>)
 800ed32:	1b64      	subs	r4, r4, r5
 800ed34:	10a4      	asrs	r4, r4, #2
 800ed36:	2600      	movs	r6, #0
 800ed38:	42a6      	cmp	r6, r4
 800ed3a:	d109      	bne.n	800ed50 <__libc_init_array+0x24>
 800ed3c:	4d0b      	ldr	r5, [pc, #44]	; (800ed6c <__libc_init_array+0x40>)
 800ed3e:	4c0c      	ldr	r4, [pc, #48]	; (800ed70 <__libc_init_array+0x44>)
 800ed40:	f000 f874 	bl	800ee2c <_init>
 800ed44:	1b64      	subs	r4, r4, r5
 800ed46:	10a4      	asrs	r4, r4, #2
 800ed48:	2600      	movs	r6, #0
 800ed4a:	42a6      	cmp	r6, r4
 800ed4c:	d105      	bne.n	800ed5a <__libc_init_array+0x2e>
 800ed4e:	bd70      	pop	{r4, r5, r6, pc}
 800ed50:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed54:	4798      	blx	r3
 800ed56:	3601      	adds	r6, #1
 800ed58:	e7ee      	b.n	800ed38 <__libc_init_array+0xc>
 800ed5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed5e:	4798      	blx	r3
 800ed60:	3601      	adds	r6, #1
 800ed62:	e7f2      	b.n	800ed4a <__libc_init_array+0x1e>
 800ed64:	0800f41c 	.word	0x0800f41c
 800ed68:	0800f41c 	.word	0x0800f41c
 800ed6c:	0800f41c 	.word	0x0800f41c
 800ed70:	0800f420 	.word	0x0800f420

0800ed74 <__retarget_lock_acquire_recursive>:
 800ed74:	4770      	bx	lr

0800ed76 <__retarget_lock_release_recursive>:
 800ed76:	4770      	bx	lr

0800ed78 <memcpy>:
 800ed78:	440a      	add	r2, r1
 800ed7a:	4291      	cmp	r1, r2
 800ed7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed80:	d100      	bne.n	800ed84 <memcpy+0xc>
 800ed82:	4770      	bx	lr
 800ed84:	b510      	push	{r4, lr}
 800ed86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed8e:	4291      	cmp	r1, r2
 800ed90:	d1f9      	bne.n	800ed86 <memcpy+0xe>
 800ed92:	bd10      	pop	{r4, pc}

0800ed94 <_free_r>:
 800ed94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ed96:	2900      	cmp	r1, #0
 800ed98:	d044      	beq.n	800ee24 <_free_r+0x90>
 800ed9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed9e:	9001      	str	r0, [sp, #4]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	f1a1 0404 	sub.w	r4, r1, #4
 800eda6:	bfb8      	it	lt
 800eda8:	18e4      	addlt	r4, r4, r3
 800edaa:	f7ff ff3f 	bl	800ec2c <__malloc_lock>
 800edae:	4a1e      	ldr	r2, [pc, #120]	; (800ee28 <_free_r+0x94>)
 800edb0:	9801      	ldr	r0, [sp, #4]
 800edb2:	6813      	ldr	r3, [r2, #0]
 800edb4:	b933      	cbnz	r3, 800edc4 <_free_r+0x30>
 800edb6:	6063      	str	r3, [r4, #4]
 800edb8:	6014      	str	r4, [r2, #0]
 800edba:	b003      	add	sp, #12
 800edbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800edc0:	f7ff bf3a 	b.w	800ec38 <__malloc_unlock>
 800edc4:	42a3      	cmp	r3, r4
 800edc6:	d908      	bls.n	800edda <_free_r+0x46>
 800edc8:	6825      	ldr	r5, [r4, #0]
 800edca:	1961      	adds	r1, r4, r5
 800edcc:	428b      	cmp	r3, r1
 800edce:	bf01      	itttt	eq
 800edd0:	6819      	ldreq	r1, [r3, #0]
 800edd2:	685b      	ldreq	r3, [r3, #4]
 800edd4:	1949      	addeq	r1, r1, r5
 800edd6:	6021      	streq	r1, [r4, #0]
 800edd8:	e7ed      	b.n	800edb6 <_free_r+0x22>
 800edda:	461a      	mov	r2, r3
 800eddc:	685b      	ldr	r3, [r3, #4]
 800edde:	b10b      	cbz	r3, 800ede4 <_free_r+0x50>
 800ede0:	42a3      	cmp	r3, r4
 800ede2:	d9fa      	bls.n	800edda <_free_r+0x46>
 800ede4:	6811      	ldr	r1, [r2, #0]
 800ede6:	1855      	adds	r5, r2, r1
 800ede8:	42a5      	cmp	r5, r4
 800edea:	d10b      	bne.n	800ee04 <_free_r+0x70>
 800edec:	6824      	ldr	r4, [r4, #0]
 800edee:	4421      	add	r1, r4
 800edf0:	1854      	adds	r4, r2, r1
 800edf2:	42a3      	cmp	r3, r4
 800edf4:	6011      	str	r1, [r2, #0]
 800edf6:	d1e0      	bne.n	800edba <_free_r+0x26>
 800edf8:	681c      	ldr	r4, [r3, #0]
 800edfa:	685b      	ldr	r3, [r3, #4]
 800edfc:	6053      	str	r3, [r2, #4]
 800edfe:	440c      	add	r4, r1
 800ee00:	6014      	str	r4, [r2, #0]
 800ee02:	e7da      	b.n	800edba <_free_r+0x26>
 800ee04:	d902      	bls.n	800ee0c <_free_r+0x78>
 800ee06:	230c      	movs	r3, #12
 800ee08:	6003      	str	r3, [r0, #0]
 800ee0a:	e7d6      	b.n	800edba <_free_r+0x26>
 800ee0c:	6825      	ldr	r5, [r4, #0]
 800ee0e:	1961      	adds	r1, r4, r5
 800ee10:	428b      	cmp	r3, r1
 800ee12:	bf04      	itt	eq
 800ee14:	6819      	ldreq	r1, [r3, #0]
 800ee16:	685b      	ldreq	r3, [r3, #4]
 800ee18:	6063      	str	r3, [r4, #4]
 800ee1a:	bf04      	itt	eq
 800ee1c:	1949      	addeq	r1, r1, r5
 800ee1e:	6021      	streq	r1, [r4, #0]
 800ee20:	6054      	str	r4, [r2, #4]
 800ee22:	e7ca      	b.n	800edba <_free_r+0x26>
 800ee24:	b003      	add	sp, #12
 800ee26:	bd30      	pop	{r4, r5, pc}
 800ee28:	20007324 	.word	0x20007324

0800ee2c <_init>:
 800ee2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee2e:	bf00      	nop
 800ee30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee32:	bc08      	pop	{r3}
 800ee34:	469e      	mov	lr, r3
 800ee36:	4770      	bx	lr

0800ee38 <_fini>:
 800ee38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee3a:	bf00      	nop
 800ee3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee3e:	bc08      	pop	{r3}
 800ee40:	469e      	mov	lr, r3
 800ee42:	4770      	bx	lr
