library IEEE;
use IEEE.std_logic_1164.all;
entity hw2_3 is
port (
		a: in STD_LOGIC;
		b: in STD_LOGIC;
		c: in STD_LOGIC;
		z: out STD_LOGIC
	);
	end hw2_3;
architecture hw2_3_arch of hw2_3 is
	signal temp1, temp2 : STD_LOGIC;
begin
	temp1 <= a and b; -- STATEMENT #1
	temp2 <= not c; -- STATEMENT #2
	z <= temp1 or temp2; -- STATEMENT #3
end hw2_3_arch;
;-------------------------------------------------------;
; Implemented Equations.
z = /c + a * b