// Seed: 4103520489
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    inout id_3,
    output id_4,
    input id_5,
    output id_6
);
  type_9(
      1, id_5, 1 / &id_2, 1
  );
  logic id_7;
  assign id_6 = id_0;
endmodule
