; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_relu_52(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 3, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 1, !dbg !12
  %13 = shl nuw nsw i32 %12, 2, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 768, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %17 = shl i32 %16, 6, !dbg !16
  %18 = lshr i32 %11, 1, !dbg !17
  %19 = and i32 %18, 63, !dbg !17
  %20 = or disjoint i32 %17, %19, !dbg !18
  %21 = icmp slt i32 %20, 64, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %22 = sdiv i32 %.frozen, 192, !dbg !20
  %23 = mul i32 %22, 192, !dbg !21
  %.decomposed = sub i32 %.frozen, %23, !dbg !21
  %24 = mul i32 %20, 192, !dbg !22
  %25 = add i32 %24, %.decomposed, !dbg !23
  %26 = mul i32 %22, 12288, !dbg !24
  %27 = add i32 %25, %26, !dbg !25
  %28 = sext i32 %27 to i64, !dbg !26
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !26
  %30 = and i1 %15, %21, !dbg !27
  %31 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %29, i1 %30) #4, !dbg !28
  %32 = sext i32 %.decomposed to i64, !dbg !29
  %33 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !29
  %34 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %33, i1 %15) #4, !dbg !30
  %35 = getelementptr float, ptr addrspace(1) %2, i64 %32, !dbg !31
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %15) #4, !dbg !32
  %37 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !32
  %38 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !32
  %39 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !32
  %40 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !32
  %41 = bitcast i32 %37 to float, !dbg !32
  %42 = bitcast i32 %38 to float, !dbg !32
  %43 = bitcast i32 %39 to float, !dbg !32
  %44 = bitcast i32 %40 to float, !dbg !32
  %45 = getelementptr float, ptr addrspace(1) %3, i64 %32, !dbg !33
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %45, i1 %15) #4, !dbg !34
  %47 = getelementptr float, ptr addrspace(1) %4, i64 %32, !dbg !35
  %48 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %47, i1 %15) #4, !dbg !36
  %49 = fadd float %41, 0x3F50624DE0000000, !dbg !37
  %50 = fadd float %42, 0x3F50624DE0000000, !dbg !37
  %51 = fadd float %43, 0x3F50624DE0000000, !dbg !37
  %52 = fadd float %44, 0x3F50624DE0000000, !dbg !37
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i = icmp eq i32 %53, 0, !dbg !38
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i = icmp eq i32 %54, 0, !dbg !38
  br i1 %.not.i, label %60, label %55, !dbg !38

55:                                               ; preds = %8
  br i1 %.not1.i, label %58, label %56, !dbg !38

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %49) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %49) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

60:                                               ; preds = %8
  br i1 %.not1.i, label %63, label %61, !dbg !38

61:                                               ; preds = %60
  %62 = tail call float @llvm.nvvm.sqrt.rn.f(float %49) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

63:                                               ; preds = %60
  %64 = tail call float @llvm.nvvm.sqrt.approx.f(float %49) #4, !dbg !38
  br label %__nv_sqrtf.exit, !dbg !38

__nv_sqrtf.exit:                                  ; preds = %56, %58, %61, %63
  %.0.i = phi float [ %57, %56 ], [ %59, %58 ], [ %62, %61 ], [ %64, %63 ], !dbg !38
  %65 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i3 = icmp eq i32 %65, 0, !dbg !38
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i6 = icmp eq i32 %66, 0, !dbg !38
  br i1 %.not.i3, label %72, label %67, !dbg !38

67:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %70, label %68, !dbg !38

68:                                               ; preds = %67
  %69 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %50) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

70:                                               ; preds = %67
  %71 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %50) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

72:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %75, label %73, !dbg !38

73:                                               ; preds = %72
  %74 = tail call float @llvm.nvvm.sqrt.rn.f(float %50) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

75:                                               ; preds = %72
  %76 = tail call float @llvm.nvvm.sqrt.approx.f(float %50) #4, !dbg !38
  br label %__nv_sqrtf.exit7, !dbg !38

__nv_sqrtf.exit7:                                 ; preds = %68, %70, %73, %75
  %.0.i5 = phi float [ %69, %68 ], [ %71, %70 ], [ %74, %73 ], [ %76, %75 ], !dbg !38
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i8 = icmp eq i32 %77, 0, !dbg !38
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i11 = icmp eq i32 %78, 0, !dbg !38
  br i1 %.not.i8, label %84, label %79, !dbg !38

79:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %82, label %80, !dbg !38

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %51) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %51) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

84:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %87, label %85, !dbg !38

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.f(float %51) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.f(float %51) #4, !dbg !38
  br label %__nv_sqrtf.exit12, !dbg !38

__nv_sqrtf.exit12:                                ; preds = %80, %82, %85, %87
  %.0.i10 = phi float [ %81, %80 ], [ %83, %82 ], [ %86, %85 ], [ %88, %87 ], !dbg !38
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i13 = icmp eq i32 %89, 0, !dbg !38
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !38
  %.not1.i16 = icmp eq i32 %90, 0, !dbg !38
  br i1 %.not.i13, label %96, label %91, !dbg !38

91:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %94, label %92, !dbg !38

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %52) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %52) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

96:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %99, label %97, !dbg !38

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.f(float %52) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.f(float %52) #4, !dbg !38
  br label %__nv_sqrtf.exit17, !dbg !38

__nv_sqrtf.exit17:                                ; preds = %92, %94, %97, %99
  %.0.i15 = phi float [ %93, %92 ], [ %95, %94 ], [ %98, %97 ], [ %100, %99 ], !dbg !38
  %101 = extractvalue { i32, i32, i32, i32 } %31, 3, !dbg !28
  %102 = extractvalue { i32, i32, i32, i32 } %34, 3, !dbg !30
  %103 = extractvalue { i32, i32, i32, i32 } %31, 2, !dbg !28
  %104 = extractvalue { i32, i32, i32, i32 } %34, 2, !dbg !30
  %105 = extractvalue { i32, i32, i32, i32 } %31, 1, !dbg !28
  %106 = extractvalue { i32, i32, i32, i32 } %34, 1, !dbg !30
  %107 = extractvalue { i32, i32, i32, i32 } %31, 0, !dbg !28
  %108 = extractvalue { i32, i32, i32, i32 } %34, 0, !dbg !30
  %109 = extractvalue { i32, i32, i32, i32 } %48, 3, !dbg !36
  %110 = extractvalue { i32, i32, i32, i32 } %48, 2, !dbg !36
  %111 = extractvalue { i32, i32, i32, i32 } %48, 1, !dbg !36
  %112 = extractvalue { i32, i32, i32, i32 } %48, 0, !dbg !36
  %113 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !34
  %114 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !34
  %115 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !34
  %116 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !34
  %117 = shl i32 %11, 2, !dbg !17
  %118 = and i32 %117, 60, !dbg !17
  %119 = or disjoint i32 %17, %118, !dbg !18
  %120 = icmp slt i32 %119, 64, !dbg !19
  %121 = lshr i32 %11, 4, !dbg !12
  %122 = and i32 %121, 7, !dbg !12
  %123 = or disjoint i32 %10, %122, !dbg !13
  %124 = icmp slt i32 %123, 768, !dbg !14
  %125 = and i1 %124, %120, !dbg !27
  %.frozen18 = freeze i32 %123, !dbg !20
  %126 = sdiv i32 %.frozen18, 192, !dbg !20
  %127 = mul i32 %126, 192, !dbg !21
  %.decomposed19 = sub i32 %.frozen18, %127, !dbg !21
  %128 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !39
  %129 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #4, !dbg !39
  %130 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i10) #4, !dbg !39
  %131 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #4, !dbg !39
  %132 = insertelement <4 x i32> poison, i32 %101, i64 0, !dbg !28
  %133 = insertelement <4 x i32> %132, i32 %103, i64 1, !dbg !28
  %134 = insertelement <4 x i32> %133, i32 %105, i64 2, !dbg !28
  %135 = insertelement <4 x i32> %134, i32 %107, i64 3, !dbg !28
  %136 = bitcast <4 x i32> %135 to <4 x float>, !dbg !28
  %137 = insertelement <4 x i32> poison, i32 %102, i64 0, !dbg !30
  %138 = insertelement <4 x i32> %137, i32 %104, i64 1, !dbg !30
  %139 = insertelement <4 x i32> %138, i32 %106, i64 2, !dbg !30
  %140 = insertelement <4 x i32> %139, i32 %108, i64 3, !dbg !30
  %141 = bitcast <4 x i32> %140 to <4 x float>, !dbg !30
  %142 = fsub <4 x float> %136, %141, !dbg !40
  %143 = insertelement <4 x i32> poison, i32 %109, i64 0, !dbg !36
  %144 = insertelement <4 x i32> %143, i32 %110, i64 1, !dbg !36
  %145 = insertelement <4 x i32> %144, i32 %111, i64 2, !dbg !36
  %146 = insertelement <4 x i32> %145, i32 %112, i64 3, !dbg !36
  %147 = bitcast <4 x i32> %146 to <4 x float>, !dbg !36
  %148 = insertelement <4 x i32> poison, i32 %113, i64 0, !dbg !34
  %149 = insertelement <4 x i32> %148, i32 %114, i64 1, !dbg !34
  %150 = insertelement <4 x i32> %149, i32 %115, i64 2, !dbg !34
  %151 = insertelement <4 x i32> %150, i32 %116, i64 3, !dbg !34
  %152 = bitcast <4 x i32> %151 to <4 x float>, !dbg !34
  %153 = insertelement <4 x float> poison, float %131, i64 0, !dbg !41
  %154 = insertelement <4 x float> %153, float %130, i64 1, !dbg !41
  %155 = insertelement <4 x float> %154, float %129, i64 2, !dbg !41
  %156 = insertelement <4 x float> %155, float %128, i64 3, !dbg !41
  %157 = fmul <4 x float> %142, %156, !dbg !41
  %158 = fmul <4 x float> %157, %152, !dbg !42
  %159 = fadd <4 x float> %158, %147, !dbg !43
  %160 = fcmp olt <4 x float> %159, zeroinitializer, !dbg !44
  %161 = extractelement <4 x i1> %160, i64 3, !dbg !48
  %162 = extractelement <4 x float> %159, i64 3, !dbg !48
  %163 = select i1 %161, float 0.000000e+00, float %162, !dbg !48
  %164 = extractelement <4 x i1> %160, i64 2, !dbg !48
  %165 = extractelement <4 x float> %159, i64 2, !dbg !48
  %166 = select i1 %164, float 0.000000e+00, float %165, !dbg !48
  %167 = extractelement <4 x i1> %160, i64 1, !dbg !48
  %168 = extractelement <4 x float> %159, i64 1, !dbg !48
  %169 = select i1 %167, float 0.000000e+00, float %168, !dbg !48
  %170 = extractelement <4 x i1> %160, i64 0, !dbg !48
  %171 = extractelement <4 x float> %159, i64 0, !dbg !48
  %172 = select i1 %170, float 0.000000e+00, float %171, !dbg !48
  %173 = shl nsw i32 %.decomposed19, 6, !dbg !49
  %174 = add i32 %173, %119, !dbg !50
  %175 = shl i32 %126, 17, !dbg !51
  %176 = add i32 %174, %175, !dbg !52
  %177 = sext i32 %176 to i64, !dbg !53
  %178 = getelementptr float, ptr addrspace(1) %5, i64 %177, !dbg !53
  %179 = shl nuw nsw i32 %12, 8, !dbg !54
  %180 = or disjoint i32 %179, %19, !dbg !54
  %181 = and i32 %117, 508, !dbg !54
  %.idx = shl nuw nsw i32 %12, 4, !dbg !54
  %182 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !54
  %183 = getelementptr float, ptr addrspace(3) %182, i32 %180, !dbg !54
  %184 = bitcast float %163 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %183, <1 x i32> %184, i1 true) #4, !dbg !54
  %185 = or disjoint i32 %180, 64, !dbg !54
  %186 = lshr i32 %185, 6, !dbg !54
  %187 = getelementptr float, ptr addrspace(3) @global_smem, i32 %186, !dbg !54
  %188 = getelementptr float, ptr addrspace(3) %187, i32 %185, !dbg !54
  %189 = bitcast float %166 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %188, <1 x i32> %189, i1 true) #4, !dbg !54
  %190 = or disjoint i32 %180, 128, !dbg !54
  %191 = lshr i32 %190, 6, !dbg !54
  %192 = getelementptr float, ptr addrspace(3) @global_smem, i32 %191, !dbg !54
  %193 = getelementptr float, ptr addrspace(3) %192, i32 %190, !dbg !54
  %194 = bitcast float %169 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %193, <1 x i32> %194, i1 true) #4, !dbg !54
  %195 = or disjoint i32 %180, 192, !dbg !54
  %196 = lshr i32 %195, 6, !dbg !54
  %197 = getelementptr float, ptr addrspace(3) @global_smem, i32 %196, !dbg !54
  %198 = getelementptr float, ptr addrspace(3) %197, i32 %195, !dbg !54
  %199 = bitcast float %172 to <1 x i32>, !dbg !54
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %199, i1 true) #4, !dbg !54
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %200 = lshr i32 %181, 6, !dbg !54
  %201 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %200, !dbg !54
  %202 = getelementptr inbounds float, ptr addrspace(3) %201, i32 %181, !dbg !54
  %203 = load i32, ptr addrspace(3) %202, align 4, !dbg !54
  %204 = or disjoint i32 %181, 1, !dbg !54
  %205 = getelementptr inbounds float, ptr addrspace(3) %201, i32 %204, !dbg !54
  %206 = load i32, ptr addrspace(3) %205, align 4, !dbg !54
  %207 = or disjoint i32 %181, 2, !dbg !54
  %208 = getelementptr inbounds float, ptr addrspace(3) %201, i32 %207, !dbg !54
  %209 = load i32, ptr addrspace(3) %208, align 4, !dbg !54
  %210 = or disjoint i32 %181, 3, !dbg !54
  %211 = getelementptr inbounds float, ptr addrspace(3) %201, i32 %210, !dbg !54
  %212 = load i32, ptr addrspace(3) %211, align 4, !dbg !54
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %203, i32 %206, i32 %209, i32 %212, ptr addrspace(1) %178, i1 %125) #4, !dbg !54
  ret void, !dbg !55
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ce5iy4qjzw4w7a5nikysewd64sdibyfmj2y5qotsngdn27wka47a.py", directory: "inductor_cache/e5")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_relu_52, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_relu_52, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_relu_52", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_relu_52", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 31, column: 39, scope: !7)
!23 = !DILocation(line: 31, column: 35, scope: !7)
!24 = !DILocation(line: 31, column: 50, scope: !7)
!25 = !DILocation(line: 31, column: 44, scope: !7)
!26 = !DILocation(line: 31, column: 30, scope: !7)
!27 = !DILocation(line: 31, column: 63, scope: !7)
!28 = !DILocation(line: 31, column: 55, scope: !7)
!29 = !DILocation(line: 32, column: 30, scope: !7)
!30 = !DILocation(line: 32, column: 35, scope: !7)
!31 = !DILocation(line: 33, column: 30, scope: !7)
!32 = !DILocation(line: 33, column: 35, scope: !7)
!33 = !DILocation(line: 34, column: 31, scope: !7)
!34 = !DILocation(line: 34, column: 36, scope: !7)
!35 = !DILocation(line: 35, column: 31, scope: !7)
!36 = !DILocation(line: 35, column: 36, scope: !7)
!37 = !DILocation(line: 38, column: 18, scope: !7)
!38 = !DILocation(line: 39, column: 26, scope: !7)
!39 = !DILocation(line: 41, column: 18, scope: !7)
!40 = !DILocation(line: 36, column: 18, scope: !7)
!41 = !DILocation(line: 44, column: 19, scope: !7)
!42 = !DILocation(line: 45, column: 20, scope: !7)
!43 = !DILocation(line: 46, column: 20, scope: !7)
!44 = !DILocation(line: 118, column: 15, scope: !45, inlinedAt: !47)
!45 = distinct !DILexicalBlockFile(scope: !7, file: !46, discriminator: 0)
!46 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!47 = !DILocation(line: 48, column: 42, scope: !7)
!48 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !47)
!49 = !DILocation(line: 49, column: 33, scope: !7)
!50 = !DILocation(line: 49, column: 30, scope: !7)
!51 = !DILocation(line: 49, column: 45, scope: !7)
!52 = !DILocation(line: 49, column: 38, scope: !7)
!53 = !DILocation(line: 49, column: 25, scope: !7)
!54 = !DILocation(line: 49, column: 57, scope: !7)
!55 = !DILocation(line: 49, column: 4, scope: !7)
