#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000000040688b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000004068a40 .scope module, "test_dump" "test_dump" 3 3;
 .timescale -9 -12;
v0000000005f32800_0 .var "a", 0 0;
v0000000005fa79c0_0 .var "clk", 0 0;
    .scope S_0000000004068a40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000005fa79c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000005f32800_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0000000004068a40;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000000005fa79c0_0;
    %inv;
    %store/vec4 v0000000005fa79c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000004068a40;
T_2 ;
    %vpi_call/w 3 12 "$dumpfile", "C:/Disenio/Proyecto_2/sim/fsm.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004068a40 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000005f32800_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000005f32800_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 20 "$display", "\342\234\205 VCD generado correctamente." {0 0 0};
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "sim/test_dump.sv";
