LIBRARY ieee;
USE iee.std_logic_1164.all;

ENTITY reg32_tb IS
END;


ARCHITECTURE reg_32_tb_arch OF reg_32_tb_arch IS
	SIGNAL 
	input_tb, output_tb 			: std_logic_vector(31 downto 0);
	clr_tb, clk_tb, reg_in_tb 	: std_logic;
	
	COMPONENT reg32_tb
		PORT(
			input				:	IN std_logic_vector(31 downto 0);
			clr,clk,reg_in	:	IN std_logic;
			output			:	OUT std_logic_vector(31 downto 0)
		);
	END COMPONENT reg32;
	
BEGIN 
	DUT1 : reg32
	PORT MAP 
	
	clk_process: process
	begin
		wait for 5 ns;
		clk_tb <= not clk after 5 ns;		
	end process clk_process;
end;