Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 17 13:52:55 2021
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: c0/tc_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: c1/tc_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2/tc_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_divider/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.874        0.000                      0                   52        0.254        0.000                      0                   52        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.874        0.000                      0                   52        0.254        0.000                      0                   52        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.766ns (21.639%)  route 2.774ns (78.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          1.015     8.910    clk_divider/clear
    SLICE_X38Y62         FDRE                                         r  clk_divider/count1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  clk_divider/count1_reg[16]/C
                         clock pessimism              0.428    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    14.784    clk_divider/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.766ns (22.519%)  route 2.636ns (77.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.877     8.772    clk_divider/clear
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[12]/C
                         clock pessimism              0.428    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    14.785    clk_divider/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.766ns (22.519%)  route 2.636ns (77.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.877     8.772    clk_divider/clear
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[13]/C
                         clock pessimism              0.428    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    14.785    clk_divider/count1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.766ns (22.519%)  route 2.636ns (77.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.877     8.772    clk_divider/clear
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[14]/C
                         clock pessimism              0.428    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    14.785    clk_divider/count1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.766ns (22.519%)  route 2.636ns (77.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.877     8.772    clk_divider/clear
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[15]/C
                         clock pessimism              0.428    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    14.785    clk_divider/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.546%)  route 2.487ns (76.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.728     8.623    clk_divider/clear
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[10]/C
                         clock pessimism              0.453    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    14.811    clk_divider/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.546%)  route 2.487ns (76.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.728     8.623    clk_divider/clear
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
                         clock pessimism              0.453    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    14.811    clk_divider/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.546%)  route 2.487ns (76.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.728     8.623    clk_divider/clear
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[8]/C
                         clock pessimism              0.453    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    14.811    clk_divider/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.546%)  route 2.487ns (76.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.728     8.623    clk_divider/clear
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560    14.918    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[9]/C
                         clock pessimism              0.453    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    14.811    clk_divider/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clk_divider/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.766ns (24.306%)  route 2.386ns (75.694%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.736     5.370    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.888 f  clk_divider/count1_reg[11]/Q
                         net (fo=2, routed)           0.809     6.698    clk_divider/count1_reg[11]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.822 r  clk_divider/count1[0]_i_5/O
                         net (fo=2, routed)           0.950     7.771    clk_divider/count1[0]_i_5_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  clk_divider/count1[0]_i_1/O
                         net (fo=17, routed)          0.627     8.522    clk_divider/clear
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[0]/C
                         clock pessimism              0.428    15.346    
                         clock uncertainty           -0.035    15.311    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.787    clk_divider/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  6.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  controller/mycounter/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.741    controller/mycounter/counter_reg_n_0_[10]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  controller/mycounter/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    controller/mycounter/counter_reg[8]_i_1_n_5
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[10]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.134     1.597    controller/mycounter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  controller/mycounter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  controller/mycounter/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.740    controller/mycounter/counter_reg_n_0_[14]
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  controller/mycounter/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    controller/mycounter/counter_reg[12]_i_1_n_5
    SLICE_X42Y63         FDRE                                         r  controller/mycounter/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.978    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  controller/mycounter/counter_reg[14]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.134     1.596    controller/mycounter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.464    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  controller/mycounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/mycounter/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.742    controller/mycounter/counter_reg_n_0_[2]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  controller/mycounter/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    controller/mycounter/counter_reg[0]_i_1_n_5
    SLICE_X42Y60         FDRE                                         r  controller/mycounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  controller/mycounter/counter_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    controller/mycounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.464    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  controller/mycounter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  controller/mycounter/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.742    controller/mycounter/counter_reg_n_0_[6]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  controller/mycounter/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    controller/mycounter/counter_reg[4]_i_1_n_5
    SLICE_X42Y61         FDRE                                         r  controller/mycounter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  controller/mycounter/counter_reg[6]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    controller/mycounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/count1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  clk_divider/count1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  clk_divider/count1_reg[6]/Q
                         net (fo=2, routed)           0.125     1.753    clk_divider/count1_reg[6]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  clk_divider/count1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    clk_divider/count1_reg[4]_i_1_n_5
    SLICE_X38Y59         FDRE                                         r  clk_divider/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.980    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  clk_divider/count1_reg[6]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.134     1.597    clk_divider/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  clk_divider/count1_reg[10]/Q
                         net (fo=2, routed)           0.125     1.752    clk_divider/count1_reg[10]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  clk_divider/count1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    clk_divider/count1_reg[8]_i_1_n_5
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  clk_divider/count1_reg[10]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.134     1.596    clk_divider/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_divider/count1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  clk_divider/count1_reg[14]/Q
                         net (fo=2, routed)           0.126     1.752    clk_divider/count1_reg[14]
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  clk_divider/count1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    clk_divider/count1_reg[12]_i_1_n_5
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  clk_divider/count1_reg[14]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.134     1.596    clk_divider/count1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_divider/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.254ns (67.480%)  route 0.122ns (32.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  clk_divider/count1_reg[1]/Q
                         net (fo=3, routed)           0.071     1.698    clk_divider/count1_reg[1]
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.743 r  clk_divider/clk_div_i_2/O
                         net (fo=1, routed)           0.051     1.794    clk_divider/clk_div_i_2_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  clk_divider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_divider/clk_div_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  clk_divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.980    clk_divider/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  clk_divider/clk_div_reg/C
                         clock pessimism             -0.504     1.476    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.091     1.567    clk_divider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk_divider/count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_divider/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  clk_divider/count1_reg[2]/Q
                         net (fo=3, routed)           0.137     1.764    clk_divider/count1_reg[2]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clk_divider/count1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    clk_divider/count1_reg[0]_i_2_n_5
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.980    clk_divider/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  clk_divider/count1_reg[2]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.134     1.597    clk_divider/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.463    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  controller/mycounter/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.741    controller/mycounter/counter_reg_n_0_[10]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.887 r  controller/mycounter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    controller/mycounter/counter_reg[8]_i_1_n_4
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    controller/mycounter/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  controller/mycounter/counter_reg[11]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.134     1.597    controller/mycounter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y58    clk_divider/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y58    clk_divider/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y60    clk_divider/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y60    clk_divider/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    clk_divider/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    clk_divider/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    clk_divider/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y61    clk_divider/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y62    clk_divider/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y58    clk_divider/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y58    clk_divider/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y58    clk_divider/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y58    clk_divider/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y60    clk_divider/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y60    clk_divider/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y60    clk_divider/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y60    clk_divider/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y61    clk_divider/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y61    clk_divider/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y58    clk_divider/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y58    clk_divider/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y58    clk_divider/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y58    clk_divider/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y60    clk_divider/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y60    clk_divider/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y60    clk_divider/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y60    clk_divider/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y61    clk_divider/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y61    clk_divider/count1_reg[12]/C



