#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 21 02:14:13 2016
# Process ID: 7696
# Log file: Z:/NTNU/TFE4141/Project/RSA/vivado.log
# Journal file: Z:/NTNU/TFE4141/Project/RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/NTNU/TFE4141/Project/RSA/RSA.xpr
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
run all
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property strategy Flow_PerfOptimized_High [get_runs synth_1]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
