============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:44:01 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (46946 ps) Setup Check with Pin rom_1_n0161_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0161_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2436                  
             Slack:=   46946                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17057/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4703    (-,-) 
  g16977/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4788    (-,-) 
  g16951/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4890    (-,-) 
  g16899/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4976    (-,-) 
  g16896/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5061    (-,-) 
  g16875/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    5163    (-,-) 
  g16873/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    5264    (-,-) 
  g16868/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5350    (-,-) 
  g16864/z                      (u)     in_0->z R     unmapped_nand2         1  1.0     0    86    5436    (-,-) 
  rom_1_n0161_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5436    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (46946 ps) Setup Check with Pin rom_1_n0135_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0135_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2436                  
             Slack:=   46946                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17057/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4703    (-,-) 
  g16977/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4788    (-,-) 
  g16951/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4890    (-,-) 
  g16899/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4976    (-,-) 
  g16896/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5061    (-,-) 
  g16875/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    5163    (-,-) 
  g16873/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    5264    (-,-) 
  g16870/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    5350    (-,-) 
  g16865/z                      (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5436    (-,-) 
  rom_1_n0135_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5436    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (46946 ps) Setup Check with Pin rom_0_n0161_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0161_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2436                  
             Slack:=   46946                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17057/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4703    (-,-) 
  g16977/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4788    (-,-) 
  g16951/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4890    (-,-) 
  g16899/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4976    (-,-) 
  g16896/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5061    (-,-) 
  g16875/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    5163    (-,-) 
  g16872/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    5264    (-,-) 
  g16869/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5350    (-,-) 
  g16867/z                      (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5436    (-,-) 
  rom_0_n0161_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5436    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (46946 ps) Setup Check with Pin rom_0_n0135_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0135_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2436                  
             Slack:=   46946                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17057/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4703    (-,-) 
  g16977/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4788    (-,-) 
  g16951/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4890    (-,-) 
  g16899/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4976    (-,-) 
  g16896/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5061    (-,-) 
  g16875/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    5163    (-,-) 
  g16872/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    5264    (-,-) 
  g16871/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    5350    (-,-) 
  g16866/z                      (u)     in_0->z R     unmapped_nand2         1  1.0     0    86    5436    (-,-) 
  rom_0_n0135_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5436    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (46987 ps) Setup Check with Pin i4004_id_board_n0405_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0887_reg/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_n0405_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    2257                  
             Slack:=   46987                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0887_reg/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0887_reg/q   (u)     clk->q  R     unmapped_d_flop        4  4.0     0   372    3372    (-,-) 
  i4004_alu_board_g1435/z       (u)     in_1->z R     unmapped_or2           2  2.0     0   101    3473    (-,-) 
  i4004_alu_board_g1661/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    3559    (-,-) 
  i4004_alu_board_g1662/z       (u)     in_1->z R     unmapped_nand2         4  4.0     0   123    3682    (-,-) 
  i4004_alu_board_g1731/z       (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    3768    (-,-) 
  i4004_alu_board_g1628/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0   123    3891    (-,-) 
  i4004_alu_board_g1733/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    3976    (-,-) 
  i4004_alu_board_g1593/z       (u)     in_1->z R     unmapped_nand2         4  4.0     0   123    4100    (-,-) 
  i4004_alu_board_g1735/z       (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4185    (-,-) 
  i4004_alu_board_g1568/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0   101    4287    (-,-) 
  i4004_alu_board_g1565/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4372    (-,-) 
  i4004_alu_board_g1555/z       (u)     in_1->z R     unmapped_nand2         5  5.0     0   130    4502    (-,-) 
  i4004_alu_board_g1740/z       (u)     in_0->z R     unmapped_complex4      1  1.0     0   208    4710    (-,-) 
  i4004_id_board_g873/z         (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    4795    (-,-) 
  i4004_id_board_g797/z         (u)     in_1->z R     unmapped_nand3         1  1.0     0   137    4933    (-,-) 
  i4004_id_board_g795/z         (u)     in_2->z R     unmapped_complex3      2  2.0     0   153    5086    (-,-) 
  i4004_id_board_g794/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5172    (-,-) 
  i4004_id_board_g792/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5257    (-,-) 
  i4004_id_board_n0405_reg/d    -       -       R     unmapped_d_flop        1    -     -     0    5257    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (46994 ps) Setup Check with Pin ram_0_char_num_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2387                  
             Slack:=   46994                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  ram_0_g7967/z                 (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  ram_0_g7948/z                 (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4804    (-,-) 
  ram_0_g7930/z                 (u)     in_0->z F     unmapped_nand2         2  2.0     0   101    4906    (-,-) 
  ram_0_g7921/z                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4991    (-,-) 
  ram_0_g7911/z                 (u)     in_1->z F     unmapped_complex2      2  2.0     0   101    5093    (-,-) 
  ram_0_g7909/z                 (u)     in_0->z F     unmapped_or2           4  4.0     0   123    5216    (-,-) 
  ram_0_g7905/z                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5302    (-,-) 
  ram_0_g7891/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5387    (-,-) 
  ram_0_char_num_reg[3]/d       -       -       R     unmapped_d_flop        1    -     -     0    5387    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (46994 ps) Setup Check with Pin ram_0_char_num_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2387                  
             Slack:=   46994                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  ram_0_g7967/z                 (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  ram_0_g7948/z                 (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4804    (-,-) 
  ram_0_g7930/z                 (u)     in_0->z F     unmapped_nand2         2  2.0     0   101    4906    (-,-) 
  ram_0_g7921/z                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4991    (-,-) 
  ram_0_g7911/z                 (u)     in_1->z F     unmapped_complex2      2  2.0     0   101    5093    (-,-) 
  ram_0_g7909/z                 (u)     in_0->z F     unmapped_or2           4  4.0     0   123    5216    (-,-) 
  ram_0_g7903/z                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5302    (-,-) 
  ram_0_g7888/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5387    (-,-) 
  ram_0_char_num_reg[2]/d       -       -       R     unmapped_d_flop        1    -     -     0    5387    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (46994 ps) Setup Check with Pin ram_0_char_num_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2387                  
             Slack:=   46994                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  ram_0_g7967/z                 (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  ram_0_g7948/z                 (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4804    (-,-) 
  ram_0_g7930/z                 (u)     in_0->z F     unmapped_nand2         2  2.0     0   101    4906    (-,-) 
  ram_0_g7921/z                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4991    (-,-) 
  ram_0_g7911/z                 (u)     in_1->z F     unmapped_complex2      2  2.0     0   101    5093    (-,-) 
  ram_0_g7909/z                 (u)     in_0->z F     unmapped_or2           4  4.0     0   123    5216    (-,-) 
  ram_0_g7901/z                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5302    (-,-) 
  ram_0_g7887/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5387    (-,-) 
  ram_0_char_num_reg[1]/d       -       -       R     unmapped_d_flop        1    -     -     0    5387    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (46994 ps) Setup Check with Pin ram_0_char_num_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2387                  
             Slack:=   46994                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  ram_0_g7967/z                 (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  ram_0_g7948/z                 (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4804    (-,-) 
  ram_0_g7930/z                 (u)     in_0->z F     unmapped_nand2         2  2.0     0   101    4906    (-,-) 
  ram_0_g7921/z                 (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4991    (-,-) 
  ram_0_g7911/z                 (u)     in_1->z F     unmapped_complex2      2  2.0     0   101    5093    (-,-) 
  ram_0_g7909/z                 (u)     in_0->z F     unmapped_or2           4  4.0     0   123    5216    (-,-) 
  ram_0_g7899/z                 (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5302    (-,-) 
  ram_0_g7889/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5387    (-,-) 
  ram_0_char_num_reg[0]/d       -       -       R     unmapped_d_flop        1    -     -     0    5387    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (47149 ps) Setup Check with Pin rom_1_chipsel_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_chipsel_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2233                  
             Slack:=   47149                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17057/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4703    (-,-) 
  g16977/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4788    (-,-) 
  g16951/z                      (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    4890    (-,-) 
  g16924/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4976    (-,-) 
  g16878/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    5061    (-,-) 
  g16876/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    5147    (-,-) 
  g16874/z                      (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5233    (-,-) 
  rom_1_chipsel_reg/d           -       -       R     unmapped_d_flop        1    -     -     0    5233    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (47227 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2154                  
             Slack:=   47227                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_sp_board_g1486/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    5017    (-,-) 
  i4004_sp_board_g1487/z        (u)     in_2->z R     unmapped_nand3         1  1.0     0   137    5154    (-,-) 
  i4004_sp_board_row_reg[2]/d   -       -       R     unmapped_d_flop        1    -     -     0    5154    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (47240 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     329                  
       Uncertainty:-     500                  
     Required Time:=   52171                  
      Launch Clock:-    3000                  
         Data Path:-    1931                  
             Slack:=   47240                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_alu_board_tmp_reg[3]/d  -       -       R     unmapped_d_flop        7    -     -     0    4931    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (47243 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2139                  
             Slack:=   47243                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_sp_board_g1482/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    5001    (-,-) 
  i4004_sp_board_g1483/z        (u)     in_2->z R     unmapped_nand3         1  1.0     0   137    5139    (-,-) 
  i4004_sp_board_row_reg[1]/d   -       -       R     unmapped_d_flop        1    -     -     0    5139    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (47251 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2130                  
             Slack:=   47251                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g5/z                          (u)     in_1->z R     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17002/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16929/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4907    (-,-) 
  i4004_sp_board_g1478/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    86    4993    (-,-) 
  i4004_sp_board_g1479/z        (u)     in_2->z R     unmapped_nand3         1  1.0     0   137    5130    (-,-) 
  i4004_sp_board_row_reg[0]/d   -       -       R     unmapped_d_flop        1    -     -     0    5130    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (47255 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     329                  
       Uncertainty:-     500                  
     Required Time:=   52171                  
      Launch Clock:-    3000                  
         Data Path:-    1916                  
             Slack:=   47255                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_alu_board_tmp_reg[2]/d  -       -       R     unmapped_d_flop        7    -     -     0    4916    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (47259 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1985                  
             Slack:=   47259                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                      (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z         (u)     in_0->z F     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_sp_board_g466/z         (u)     in_0->z R     unmapped_not           1  1.0     0    54    4985    (-,-) 
  i4004_sp_board_din_n_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0    4985    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (47264 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     329                  
       Uncertainty:-     500                  
     Required Time:=   52171                  
      Launch Clock:-    3000                  
         Data Path:-    1907                  
             Slack:=   47264                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g5/z                          (u)     in_1->z R     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17002/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16929/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4907    (-,-) 
  i4004_alu_board_tmp_reg[1]/d  -       -       R     unmapped_d_flop        7    -     -     0    4907    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (47268 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     329                  
       Uncertainty:-     500                  
     Required Time:=   52171                  
      Launch Clock:-    3000                  
         Data Path:-    1903                  
             Slack:=   47268                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g6/z                          (u)     in_1->z R     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17003/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16968/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g54/z         (u)     in_0->z R     unmapped_bufif1        6 10.0     0   138    4903    (-,-) 
  i4004_alu_board_tmp_reg[0]/d  -       -       R     unmapped_d_flop        6    -     -     0    4903    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (47275 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1969                  
             Slack:=   47275                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z F     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                      (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z F     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_sp_board_g467/z         (u)     in_0->z R     unmapped_not           1  1.0     0    54    4969    (-,-) 
  i4004_sp_board_din_n_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0    4969    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[11]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[11]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk      -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q        (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z              (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z              (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z              (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                           (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z             (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z             (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z             (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z             (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1556/z             (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1477/z             (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1479/z             (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk      -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q        (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z              (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z              (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z              (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                           (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z             (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z             (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z             (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z             (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1556/z             (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1484/z             (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1486/z             (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1556/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1533/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1535/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1556/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1498/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1500/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[7]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[7]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1549/z            (u)     in_2->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1505/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1507/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[6]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[6]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1549/z            (u)     in_2->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1512/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1514/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[5]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[5]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1549/z            (u)     in_2->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1519/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1521/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[4]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[4]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1549/z            (u)     in_2->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1526/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1528/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1544/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1491/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1493/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1544/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1470/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1472/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1544/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1463/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1465/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (47275 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2106                  
             Slack:=   47275                  

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk     -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q       (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g885/z             (u)     in_0->z R     unmapped_complex3      4  4.0     0   175    3598    (-,-) 
  i4004_id_board_g935/z             (u)     in_1->z R     unmapped_complex2      2  2.0     0   101    3700    (-,-) 
  i4004_id_board_g393/z             (u)     in_1->z F     unmapped_nand2         3  3.0     0   115    3814    (-,-) 
  g17050/z                          (u)     in_0->z R     unmapped_nand3         1  1.0     0   137    3952    (-,-) 
  i4004_ip_board_g1626/z            (u)     in_0->z F     unmapped_nand2         3  3.0     0   115    4067    (-,-) 
  i4004_ip_board_g1600/z            (u)     in_0->z F     unmapped_complex2      4  4.0     0   123    4190    (-,-) 
  i4004_ip_board_g1577/z            (u)     in_2->z F     unmapped_complex4      3  3.0     0   237    4427    (-,-) 
  i4004_ip_board_g1571/z            (u)     in_1->z F     unmapped_complex2      6  6.0     0   143    4569    (-,-) 
  i4004_ip_board_g1544/z            (u)     in_1->z F     unmapped_complex3      4  4.0     0   175    4744    (-,-) 
  i4004_ip_board_g1456/z            (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4830    (-,-) 
  i4004_ip_board_g1458/z            (u)     in_4->z R     unmapped_nand6         1  1.0     0   277    5106    (-,-) 
  i4004_ip_board_dram_temp_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    5106    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (47283 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1961                  
             Slack:=   47283                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g5/z                          (u)     in_1->z F     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17002/z                      (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16929/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z F     unmapped_bufif1        7 11.0     0   143    4907    (-,-) 
  i4004_sp_board_g468/z         (u)     in_0->z R     unmapped_not           1  1.0     0    54    4961    (-,-) 
  i4004_sp_board_din_n_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    4961    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (47287 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1957                  
             Slack:=   47287                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g6/z                          (u)     in_1->z F     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17003/z                      (u)     in_0->z R     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16968/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g54/z         (u)     in_0->z F     unmapped_bufif1        6 10.0     0   138    4903    (-,-) 
  i4004_sp_board_g469/z         (u)     in_0->z R     unmapped_not           1  1.0     0    54    4957    (-,-) 
  i4004_sp_board_din_n_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    4957    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (47304 ps) Setup Check with Pin rom_1_srcff_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_srcff_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2077                  
             Slack:=   47304                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17008/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  g16987/z                      (u)     in_1->z F     unmapped_or2           1  1.0     0    86    4804    (-,-) 
  g16937/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4906    (-,-) 
  g16917/z                      (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4991    (-,-) 
  g16897/z                      (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5077    (-,-) 
  rom_1_srcff_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5077    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (47304 ps) Setup Check with Pin rom_0_srcff_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_srcff_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2077                  
             Slack:=   47304                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17008/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  g16987/z                      (u)     in_1->z F     unmapped_or2           1  1.0     0    86    4804    (-,-) 
  g16937/z                      (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4906    (-,-) 
  g16919/z                      (u)     in_0->z F     unmapped_or2           1  1.0     0    86    4991    (-,-) 
  g16885/z                      (u)     in_0->z R     unmapped_nand2         1  1.0     0    86    5077    (-,-) 
  rom_0_srcff_reg/d             -       -       R     unmapped_d_flop        1    -     -     0    5077    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (47304 ps) Setup Check with Pin ram_0_src_ram_sel_reg/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2077                  
             Slack:=   47304                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z F     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  ram_0_g7967/z                 (u)     in_0->z F     unmapped_or2           2  2.0     0   101    4719    (-,-) 
  ram_0_g7948/z                 (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4804    (-,-) 
  ram_0_g7930/z                 (u)     in_0->z F     unmapped_nand2         2  2.0     0   101    4906    (-,-) 
  ram_0_g7919/z                 (u)     in_1->z F     unmapped_or2           1  1.0     0    86    4991    (-,-) 
  ram_0_g7978/z                 (u)     in_0->z R     unmapped_nor2          1  1.0     0    86    5077    (-,-) 
  ram_0_src_ram_sel_reg/d       -       -       R     unmapped_d_flop        1    -     -     0    5077    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (47313 ps) Setup Check with Pin i4004_tio_board_data_o_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_tio_board_data_o_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1931                  
             Slack:=   47313                  

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk   -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q     (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z           (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z           (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z           (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z           (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                            (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                        (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                        (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z           (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_tio_board_data_o_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0    4931    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (47313 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1931                  
             Slack:=   47313                  

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk   -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q     (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z           (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z           (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z           (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z           (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                            (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                        (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                        (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z           (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_ip_board_incr_in_reg[3]/d -       -       R     unmapped_d_flop        7    -     -     0    4931    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (47313 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1931                  
             Slack:=   47313                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_id_board_opr_reg[3]/d   -       -       R     unmapped_d_flop        7    -     -     0    4931    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (47313 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1931                  
             Slack:=   47313                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g1/z                          (u)     in_1->z R     unmapped_bufif1       12 12.0     0   146    4617    (-,-) 
  g17000/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4703    (-,-) 
  g16957/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4789    (-,-) 
  i4004_tio_board_g52/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4931    (-,-) 
  i4004_id_board_opa_reg[3]/d   -       -       R     unmapped_d_flop        7    -     -     0    4931    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (47327 ps) Setup Check with Pin i4004_alu_board_acc_reg[3]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[3]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2054                  
             Slack:=   47327                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  i4004_alu_board_g1474/z       (u)     in_0->z R     unmapped_complex2      3  3.0     0   115    4586    (-,-) 
  i4004_alu_board_g1604/z       (u)     in_2->z F     unmapped_nand3         4  4.0     0   175    4761    (-,-) 
  i4004_alu_board_g1545/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4846    (-,-) 
  i4004_alu_board_g1549/z       (u)     in_0->z R     unmapped_nand4         1  1.0     0   208    5054    (-,-) 
  i4004_alu_board_acc_reg[3]/d  -       -       R     unmapped_d_flop        1    -     -     0    5054    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (47327 ps) Setup Check with Pin i4004_alu_board_acc_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2054                  
             Slack:=   47327                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  i4004_alu_board_g1474/z       (u)     in_0->z R     unmapped_complex2      3  3.0     0   115    4586    (-,-) 
  i4004_alu_board_g1604/z       (u)     in_2->z F     unmapped_nand3         4  4.0     0   175    4761    (-,-) 
  i4004_alu_board_g1550/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4846    (-,-) 
  i4004_alu_board_g1554/z       (u)     in_0->z R     unmapped_nand4         1  1.0     0   208    5054    (-,-) 
  i4004_alu_board_acc_reg[2]/d  -       -       R     unmapped_d_flop        1    -     -     0    5054    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (47327 ps) Setup Check with Pin i4004_alu_board_acc_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2054                  
             Slack:=   47327                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  i4004_alu_board_g1474/z       (u)     in_0->z R     unmapped_complex2      3  3.0     0   115    4586    (-,-) 
  i4004_alu_board_g1604/z       (u)     in_2->z F     unmapped_nand3         4  4.0     0   175    4761    (-,-) 
  i4004_alu_board_g1560/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4846    (-,-) 
  i4004_alu_board_g1564/z       (u)     in_0->z R     unmapped_nand4         1  1.0     0   208    5054    (-,-) 
  i4004_alu_board_acc_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0    5054    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (47327 ps) Setup Check with Pin i4004_alu_board_acc_reg[0]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     119                  
       Uncertainty:-     500                  
     Required Time:=   52381                  
      Launch Clock:-    3000                  
         Data Path:-    2054                  
             Slack:=   47327                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  i4004_alu_board_g1474/z       (u)     in_0->z R     unmapped_complex2      3  3.0     0   115    4586    (-,-) 
  i4004_alu_board_g1604/z       (u)     in_2->z F     unmapped_nand3         4  4.0     0   175    4761    (-,-) 
  i4004_alu_board_g1576/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    86    4846    (-,-) 
  i4004_alu_board_g1580/z       (u)     in_0->z R     unmapped_nand4         1  1.0     0   208    5054    (-,-) 
  i4004_alu_board_acc_reg[0]/d  -       -       R     unmapped_d_flop        1    -     -     0    5054    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (47328 ps) Setup Check with Pin i4004_tio_board_data_o_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_tio_board_data_o_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1916                  
             Slack:=   47328                  

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk   -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q     (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z           (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z           (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z           (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z           (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                            (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                        (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                        (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z           (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_tio_board_data_o_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0    4916    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (47328 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1916                  
             Slack:=   47328                  

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk   -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q     (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z           (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z           (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z           (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z           (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                            (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                        (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                        (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z           (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_ip_board_incr_in_reg[2]/d -       -       R     unmapped_d_flop        7    -     -     0    4916    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (47328 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1916                  
             Slack:=   47328                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_id_board_opr_reg[2]/d   -       -       R     unmapped_d_flop        7    -     -     0    4916    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (47328 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[2]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1916                  
             Slack:=   47328                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g4/z                          (u)     in_1->z R     unmapped_bufif1        8  8.0     0   130    4601    (-,-) 
  g17001/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4687    (-,-) 
  g16967/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4773    (-,-) 
  i4004_tio_board_g53/z         (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4916    (-,-) 
  i4004_id_board_opa_reg[2]/d   -       -       R     unmapped_d_flop        7    -     -     0    4916    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (47337 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1907                  
             Slack:=   47337                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g5/z                          (u)     in_1->z R     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17002/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16929/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4907    (-,-) 
  i4004_id_board_opr_reg[1]/d   -       -       R     unmapped_d_flop        7    -     -     0    4907    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (47337 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/clk->d
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[1]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-     256                  
       Uncertainty:-     500                  
     Required Time:=   52244                  
      Launch Clock:-    3000                  
         Data Path:-    1907                  
             Slack:=   47337                  

#----------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/clk -       -       R     (arrival)            657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[1]/q   (u)     clk->q  F     unmapped_d_flop       11 11.0     0   424    3424    (-,-) 
  i4004_id_board_g892/z         (u)     in_1->z R     unmapped_nand4        15 15.0     0   310    3733    (-,-) 
  i4004_id_board_g856/z         (u)     in_3->z R     unmapped_complex4      2  2.0     0   224    3957    (-,-) 
  i4004_id_board_g814/z         (u)     in_1->z F     unmapped_nand4         1  1.0     0   208    4165    (-,-) 
  i4004_id_board_g926/z         (u)     in_0->z R     unmapped_complex4     10 14.0     0   306    4471    (-,-) 
  g5/z                          (u)     in_1->z R     unmapped_bufif1        7  7.0     0   122    4593    (-,-) 
  g17002/z                      (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    4679    (-,-) 
  g16929/z                      (u)     in_1->z R     unmapped_complex2      1  1.0     0    86    4764    (-,-) 
  i4004_tio_board_g3/z          (u)     in_0->z R     unmapped_bufif1        7 11.0     0   143    4907    (-,-) 
  i4004_id_board_opa_reg[1]/d   -       -       R     unmapped_d_flop        7    -     -     0    4907    (-,-) 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


