// -----------------------------------------------------------------------------
// $Id$
//
// Copyright(c) 2020 Renesas Electronics Corporation
// Copyright(c) 2020 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py
//    gen_regif_class.py
//    regif_h.skl
//
// Input file : adc_u2b_info.txt
////////////////////////////////////////////////////////////////////////////////
// # -----------------------------------------------------------------------------
// # $Id$
// #
// # Copyright(c) 2020 Renesas Electronics Corporation
// # Copyright(c) 2020 Renesas Design Vietnam Co., Ltd.
// # RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// # This program must be used solely for the purpose for which
// # it was furnished by Renesas Electronics Corporation. No part of this
// # program may be reproduced or disclosed to others, in any
// # form, without the prior written permission of Renesas Electronics
// # Corporation.
// # -----------------------------------------------------------------------------
// 
// ####################################################
// ## For Register
// ####################################################
// %MODULE adc_u2b
//     #              name     offset_size  
//     %%REG_INSTANCE reg_def  13           
// 
// %REG_CHANNEL   reg_def
//   %%TITLE name         reg_name     wsize     rsize     length  offset  factor_start  factor_end  factor_index  factor_step  init         access  support  callback
// 
//   %%REG   VCR          VCR          8|16|32   8|16|32   32      0x000      0            95            -            0x4        0           W|R      TRUE      -
//   %%REG   PWDVCR       PWDVCR       8|16|32   8|16|32   32      0x180      -            -             -            -          0           R        TRUE      -
//   %%REG   SGDIAGVCR    SGDIAGVCR    8|16|32   8|16|32   8       0x184      0            2             -            0x4        0           W|R      TRUE      -
//   %%REG   DR           DR           8|16|32   8|16|32   32      0x1A0      0            47            -            0x4        0           R        TRUE      -
//   %%REG   PWDDR        PWDDR        8|16|32   8|16|32   16      0x260      -            -             -            -          0           R        TRUE      -
//   %%REG   SGDIAGDR01   SGDIAGDR01   8|16|32   8|16|32   32      0x264      -            -             -            -          0           R        TRUE      -
//   %%REG   SGDIAGDR2    SGDIAGDR2    8|16|32   8|16|32   16      0x268      -            -             -            -          0           R        TRUE      -
//   %%REG   SGDIAGSRR    SGDIAGSRR    8|16|32   8|16|32   32      0x26C      -            -             -            -          0           R        TRUE      -
//   %%REG   DIR          DIR          8|16|32   8|16|32   32      0x280      0            95            -            0x4        0           R        TRUE      -
//   %%REG   PWDDIR       PWDDIR       8|16|32   8|16|32   32      0x400      -            -             -            -          0           R        TRUE      -
//   %%REG   SGDIAGDIR    SGDIAGDIR    8|16|32   8|16|32   32      0x404      0            2             -            0x4        0           R        TRUE      -
//   %%REG   SGSTCR       SGSTCR       8|16|32   8|16|32   8       0x440      0            4             -            0x40       0           W|R      TRUE      -
//   %%REG   SGSTPCR      SGSTPCR      8|16|32   8|16|32   8       0x444      0            4             -            0x40       0           D        TRUE      -
//   %%REG   SGCR         SGCR         8|16|32   8|16|32   8       0x450      0            4             -            0x40       0           W|R      TRUE      -
//   %%REG   SGVCPR       SGVCPR         16|32   8|16|32   16      0x454      0            4             -            0x40       0           D        TRUE      -
//   %%REG   SGMCYCR      SGMCYCR      8|16|32   8|16|32   8       0x458      0            4             -            0x40       0           W|R      TRUE      -
//   %%REG   SGSR         SGSR         8|16|32   8|16|32   8       0x460      0            4             -            0x40       0           R        TRUE      -
//   %%REG   ULLMSR       ULLMSR       8|16|32   8|16|32   8       0x470      0            4             -            0x40       0           D        FALSE      -
//   %%REG   SGVCSP       SGVCSP       8|16|32   8|16|32   8       0x474      0            4             -            0x40       0           D        FALSE      -
//   %%REG   SGVCEP       SGVCEP       8|16|32   8|16|32   8       0x478      0            4             -            0x40       0           D        FALSE      -
//   %%REG   ADTSTCR      ADTSTCR      8|16|32   8|16|32   8       0x508      3            4             -            0x40       0           W|R      TRUE      -
//   %%REG   ADTENDCR     ADTENDCR     8|16|32   8|16|32   8       0x50C      3            4             -            0x40       0           W|R      TRUE      -
//   %%REG   ADTIPR       ADTIPR       8|16|32   8|16|32   32      0x524      3            4             -            0x40       0           W|R      TRUE      -
//   %%REG   ADTPRR       ADTPRR       8|16|32   8|16|32   32      0x528      3            4             -            0x40       0x001FFFFF  W|R      TRUE      -
//   %%REG   PWDCR        PWDCR        8|16|32   8|16|32   8       0x580      -            -             -            -          0           W|R      TRUE      -
//   %%REG   PWDSGCR      PWDSGCR      8|16|32   8|16|32   8       0x584      -            -             -            -          0           W|R      TRUE      -    
//   %%REG   PWDSGSTCR    PWDSGSTCR    8|16|32   8|16|32   8       0x588      -            -             -            -          0           R:0|W    FALSE      -    
//   %%REG   PWDSGSR      PWDSGSR      8|16|32   8|16|32   8       0x58C      -            -             -            -          0           W|R      FALSE      -    
//   %%REG   SGDIAGSTCR   SGDIAGSTCR   8|16|32   8|16|32   8       0x5C0      -            -             -            -          0           R:0|W    TRUE      -
//   %%REG   SGDIAGSTPCR  SGDIAGSTPCR  8|16|32   8|16|32   8       0x5C4      -            -             -            -          0           R:0|W    TRUE      -    
//   %%REG   SGDIAGCR     SGDIAGCR     8|16|32   8|16|32   32      0x5D0      -            -             -            -          0           R:0|W    TRUE      -  
//   %%REG   SGDIAGPCCR0  SGDIAGPCCR0  8|16|32   8|16|32   32      0x5E0      -            -             -            -          0           W|R      TRUE      -    
//   %%REG   SGDIAGPCCR1  SGDIAGPCCR1  8|16|32   8|16|32   32      0x5E4      -            -             -            -          0           W|R      TRUE      -    
//   %%REG   SGDIAGSR     SGDIAGSR     8|16|32   8|16|32   16      0x5F0      -            -             -            -          0           R        TRUE      -    
//   %%REG   SGSTR        SGSTR        8|16|32   8|16|32   16      0x600      -            -             -            -          0           R        TRUE      -   
//   %%REG   ADHALTR      ADHALTR      8|16|32   8|16|32   8       0x640      -            -             -            -          0           W|R      TRUE      -
//   %%REG   ADCR1        ADCR1        8|16|32   8|16|32   8       0x644      -            -             -            -          0           D        TRUE      -
//   %%REG   ADCR2        ADCR2        8|16|32   8|16|32   8       0x648      -            -             -            -          0           D        TRUE      -
//   %%REG   SMPCR        SMPCR        8|16|32   8|16|32   32      0x64C      -            -             -            -          0           D        TRUE      - 
//   %%REG   MPXCURCR     MPXCURCR     8|16      8|16      8       0x650      -            -             -            -          0           W|R      TRUE      -
//   %%REG   MPXINTER     MPXINTER     8|16      8|16      8       0x654      -            -             -            -          0           D        TRUE      -
//   %%REG   MPXCURR1     MPXCURR1     8|16|32   8|16|32   32      0x658      -            -             -            -          0           R        TRUE      -
//   %%REG   MPXCURR2     MPXCURR2     8|16|32   8|16|32   8       0x65C      -            -             -            -          0           R        TRUE      -
//   %%REG   MPXCMDR      MPXCMDR      8|16|32   8|16|32   8       0x660      -            -             -            -          0           W|R      TRUE      -
//   %%REG   MPXOWR       MPXOWR       8|16|32   8|16|32   8       0x664      -            -             -            -          0           W|R      FALSE      -
//   %%REG   DFASENTSGER  DFASENTSGER  8|16|32   8|16|32   16      0x670      -            -             -            -          0           D        TRUE      -
//   %%REG   ADENDP       ADENDP       8|16|32   8|16|32   8       0x674      0            4             -            0x4        0           D        TRUE      -
//   %%REG   THSMPSTCR    THSMPSTCR    8|16|32   8|16|32   8       0x690      -            -             -            -          0           D        TRUE      -
//   %%REG   THSTPCR      THSTPCR      8|16|32   8|16|32   8       0x694      -            -             -            -          0           D        TRUE      -
//   %%REG   THCR         THCR         8|16|32   8|16|32   8       0x698      -            -             -            -          0           D        TRUE      -
//   %%REG   THAHLDSTCR   THAHLDSTCR   8|16|32   8|16|32   8       0x6A0      -            -             -            -          0           D        TRUE      -
//   %%REG   THBHLDSTCR   THBHLDSTCR   8|16|32   8|16|32   8       0x6A4      -            -             -            -          0           D        TRUE      -
//   %%REG   THGSR        THGSR        8|16|32   8|16|32   16      0x6B0      -            -             -            -          0           D        TRUE      -
//   %%REG   THER         THER         8|16|32   8|16|32   8       0x6B4      -            -             -            -          0           D        TRUE      -
//   %%REG   THACR        THACR        8|16|32   8|16|32   8       0x6C0      -            -             -            -          0           D        TRUE      -
//   %%REG   THBCR        THBCR        8|16|32   8|16|32   8       0x6C4      -            -             -            -          0           D        TRUE      -
//   %%REG   WAITTR       WAITTR       8|16      8|16      16      0x700      0            7             -            0x4        0           D        TRUE      -
//   %%REG   EMUCR        EMUCR        8|16|32   8|16|32   8       0x750      -            -             -            -          0           D        FALSE      -
//   %%REG   ADTSTRP1     ADTSTRP1     8|16|32   8|16|32   8       0x754      -            -             -            -          0           D        FALSE      -
//   %%REG   TDCR         TDCR         8|16|32   8|16|32   8       0x760      -            -             -            -          0           D        TRUE      -
//   %%REG   ODCR         ODCR         8|16|32   8|16|32   16      0x764      -            -             -            -          0           D        TRUE      -
//   %%REG   IEDCR        IEDCR        8|16|32   8|16|32   8       0x768      -            -             -            -          0           D        FALSE      -
//   %%REG   SFTCR        SFTCR        8|16|32   8|16|32   8       0x770      -            -             -            -          0           D        TRUE      -
//   %%REG   TOCCR        TOCCR        8|16|32   8|16|32   8       0x774      -            -             -            -          0           W|R      TRUE      -
//   %%REG   ULLMTBR      ULLMTBR      8|16|32   8|16|32   32      0x780      0            2             -            0x4        0x7FFE0000  D        FALSE      -
//   %%REG   TOCER        TOCER        8|16|32   8|16|32   8       0x790      -            -             -            -          0           R        TRUE      -
//   %%REG   SYNCER       SYNCER       8|16|32   8|16|32   8       0x794      -            -             -            -          0           R        FALSE      -
//   %%REG   ULER         ULER         8|16|32   8|16|32   8       0x798      -            -             -            -          0           D        FALSE      -
//   %%REG   OWER         OWER         8|16|32   8|16|32   8       0x79C      -            -             -            -          0           R        TRUE      -
//   %%REG   PER          PER          8|16|32   8|16|32   8       0x7A0      -            -             -            -          0           R        TRUE      -
//   %%REG   IDER         IDER         8|16|32   8|16|32   8       0x7A4      -            -             -            -          0           R        TRUE      -
//   %%REG   ECR          ECR          8|16|32   8|16|32   16      0x7A8      -            -             -            -          0           W|R      TRUE      -
//   %%REG   STPDCR       STPDCR       8|16|32   8|16|32   8       0x7B0      0            5             -            0x4        0           W|R      TRUE      -
//   %%REG   VCULLMTBR    VCULLMTBR         32   8|16|32   32      0x800      0            7             -            0x4        0           D        TRUE      -
//   %%REG   VCLMINTER1   VCLMINTER1   8|16|32   8|16|32   32      0x840      -            -             -            -          0           W|R      TRUE      -
//   %%REG   VCLMINTER2   VCLMINTER2   8|16|32   8|16|32   32      0x844      -            -             -            -          0           W|R      TRUE      -
//   %%REG   VCLMINTER3   VCLMINTER3   8|16|32   8|16|32   32      0x848      -            -             -            -          0           W|R      FALSE      -
//   %%REG   PWVCLMINTER  PWVCLMINTER  8|16|32   8|16|32   8       0x84C      -            -             -            -          0           W|R      TRUE      -
//   %%REG   SDVCLMINTER  SDVCLMINTER  8|16|32   8|16|32   8       0x850      -            -             -            -          0           W|R      TRUE      -
//   %%REG   VCLMSR1      VCLMSR1      8|16|32   8|16|32   32      0x860      -            -             -            -          0           R        TRUE      -
//   %%REG   VCLMSR2      VCLMSR2      8|16|32   8|16|32   32      0x864      -            -             -            -          0           R        TRUE      -
//   %%REG   VCLMSR3      VCLMSR3      8|16|32   8|16|32   32      0x868      -            -             -            -          0           D        FALSE      -
//   %%REG   PWVCLMSR     PWVCLMSR     8|16|32   8|16|32   32      0x86C      -            -             -            -          0           R        TRUE      -
//   %%REG   SDVCLMSR     SDVCLMSR     8|16|32   8|16|32   32      0x870      -            -             -            -          0           R        TRUE     -
//   %%REG   SGULCR       SGULCR       8|16|32   8|16|32   16      0x880      0            4             -            0x4        0           R        TRUE      -
//   %%REG   SGDIAGULCR   SGDIAGULCR   8|16|32   8|16|32   16      0x894      -            -             -            -          0           R        TRUE     -
//   %%REG   VCLMSCR1     VCLMSCR1     8|16|32   8|16|32   32      0x8A0      -            -             -            -          0           D        TRUE      -
//   %%REG   VCLMSCR2     VCLMSCR2     8|16|32   8|16|32   32      0x8A4      -            -             -            -          0           D        TRUE      -
//   %%REG   VCLMSCR3     VCLMSCR3     8|16|32   8|16|32   32      0x8A8      -            -             -            -          0           D        FALSE      -
//   %%REG   PWVCLMSCR    PWVCLMSCR    8|16|32   8|16|32   8       0x8AC      -            -             -            -          0           R:0|W    TRUE      -
//   %%REG   SDVCLMSCR    SDVCLMSCR    8|16|32   8|16|32   8       0x8B0      -            -             -            -          0           R:0|W    TRUE     -
//   %%REG   SGULCCR      SGULCCR      8|16|32   8|16|32   8       0x8B4      -            -             -            -          0           R:0|W    TRUE      -
//   %%REG   VCLMASCR     VCLMASCR     8|16|32   8|16|32   8       0x8B8      -            -             -            -          0           R:0|W    TRUE      -
//   %%REG   TRMCR        TRMCR        8|16|32   8|16|32   16      0x8C0      -            -             -            -          0           -        FALSE      - 
//   %%REG   ADTSTRA      ADTSTRA      8|16|32   8|16|32   32      0x8C4      -            -             -            -          0           W|R      FALSE      - 
//   %%REG   ADTSTRB      ADTSTRB      8|16|32   8|16|32   16      0x8C8      -            -             -            -          0           W|R      FALSE      - 
//   %%REG   ADTSTRC      ADTSTRC      8|16|32   8|16|32   16      0x8CC      -            -             -            -          0           W|R      FALSE      - 
//   %%REG   ADTSTRD      ADTSTRD      8|16|32   8|16|32   8       0x8D0      -            -             -            -          0           W|R      FALSE      - 
//   %%REG   SGTSEL       SGTSEL       8|16|32   8|16|32   32      0x1000     0            4             -            0x4        0           W|R      TRUE      - 
// 
// %REG_NAME  VCR
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       VCULLMTBS  31      28        0       W|R         TRUE        -           -
//    %%BIT       WTTS       27      24        0       W|R         TRUE        -           -
//    %%BIT       DFENT     20      20        0       W|R         TRUE        -           - 
//    %%BIT       DFTAG     19      16        0       W|R         TRUE        -           - 
//    %%BIT       CNVCLS     14      11        0       W|R         TRUE        -           -
//    %%BIT       MPXV       10      8         0       W|R         TRUE        -           -
//    %%BIT       ADIE       7       7         0       W|R         TRUE        -           - 
//    %%BIT       GCTRL      5       0         0       W|R         TRUE        W           - 
// 
// %REG_NAME  PWDVCR
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       WTTS       19      16        0       R           TRUE        -           -
//    %%BIT       MPXE       15      15        0       R           TRUE        -           -
//    %%BIT       MPXV       14      12        0       R           TRUE        -           -
//    %%BIT       VCULLMTBS  11      8         0       R           TRUE        -           -
//    %%BIT       GCTRL      5       0         0       R           TRUE        -           -
// 
// %REG_NAME  SGDIAGVCR
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       CNVCLS     3       0         0       W|R         TRUE        W           -
// 
// %REG_NAME  DR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       DR1        31      16        0       R           TRUE        -
//    %%BIT       DR0        15      0         0       R           TRUE        -
// 
// %REG_NAME  PWDDR
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       PWDDR      15      0         0       R           TRUE        -           -
// 
// %REG_NAME  SGDIAGDR01
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       SGDIAGDR1  31      16        0       R           TRUE        -           -
//    %%BIT       SGDIAGDR0  15      0         0       R           TRUE        -           -
// 
// %REG_NAME  SGDIAGDR2
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       SGDIAGDR2  15      0         0       R           TRUE        -           -
// 
// %REG_NAME  SGDIAGSRR
//    %%TITLE     name       upper   lower     init    access      support     callback    value    
//    %%BIT       SRR1       31      16        0       R           TRUE        -           -
//    %%BIT       SRR0       15      0         0       R           TRUE        -           -
// 
// %REG_NAME  DIR       
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MPXE       31      31        0       R           TRUE        -         
//    %%BIT       MPXV       30      28        0       R           TRUE        -         
//    %%BIT       IDEF       26      26        0       R           TRUE        -         
//    %%BIT       WFLAG      25      25        0       R           TRUE        -         
//    %%BIT       PRTY       24      24        0       R           TRUE        -
//    %%BIT       ID         21      16        0       R           TRUE        -
//    %%BIT       DRn        15      0         0       R           TRUE        -
// 
// %REG_NAME  PWDDIR       
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MPXE       31      31        0       R           TRUE        -         
//    %%BIT       MPXV       30      28        0       R           TRUE        -         
//    %%BIT       IDEF       26      26        0       R           TRUE        -         
//    %%BIT       WFLAG      25      25        0       R           TRUE        -         
//    %%BIT       PRTY       24      24        0       R           TRUE        -
//    %%BIT       ID         21      16        0       R           TRUE        -
//    %%BIT       PWDDR      15      0         0       R           TRUE        -
// 
// %REG_NAME  SGDIAGDIR       
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       IDEF       26      26        0       R           TRUE       -         
//    %%BIT       WFLAG      25      25        0       R           TRUE       -         
//    %%BIT       PRTY       24      24        0       R           TRUE       -
//    %%BIT       ID         21      16        0       R           TRUE       -
//    %%BIT       SGDIAGDRk  15      0         0       R           TRUE       -
// 
// %REG_NAME  SGSTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGST       0       0         0       W|R         TRUE        W
// 
// %REG_NAME  SGSTPCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGSTP      0       0         0       D           TRUE        W
// 
// %REG_NAME  SGCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTSTARTE  7       7         0       W|R         TRUE        -
//    %%BIT       ADSTARTE   6       6         0       W|R         TRUE        -
//    %%BIT       SCANMD     5       5         0       W|R         TRUE        -
//    %%BIT       ADIE       4       4         0       W|R         TRUE        W
//    %%BIT       TRGMD      1       0         0       W|R         TRUE        -
// 
// %REG_NAME  SGVCPR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VCEP       14      8         0       D           TRUE        -
//    %%BIT       VCSP       6       0         0       D           TRUE        W
// 
// %REG_NAME  SGMCYCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MCYC       7       0         0       W|R         TRUE        W
// 
// %REG_NAME  SGSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTACT     2       2         0       R           TRUE        -
//    %%BIT       SGACT      1       1         0       R           TRUE        -
// 
// %REG_NAME  ULLMSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ULS        1       0         0       D           FALSE       -
// 
// %REG_NAME SGVCSP
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VCSP       6       0         0       D           TRUE         W
// 
// %REG_NAME SGVCEP
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VCEP       6       0         0       D           TRUE         W
// 
// %REG_NAME  ADTSTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTST      0       0         0       W|R         TRUE        W
// 
// %REG_NAME  ADTENDCR  
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTEND     0       0         0       W|R         TRUE        W
// 
// %REG_NAME  ADTIPR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTIP      20      0         0       W|R         TRUE        W
// 
// %REG_NAME  ADTPRR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADTPR      20      0         2097151 W|R         TRUE        W
// 
// %REG_NAME  PWDCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       PWE        0       0         0       W|R         TRUE        W
// 
// %REG_NAME  PWDSGCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TRGMD      0       0         0       W|R         TRUE        W
// 
// %REG_NAME  PWDSGSTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGST       0       0         0       R:0|W       FALSE       -
// 
// %REG_NAME  PWDSGSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       PWSGC      0       0         0       W|R         FALSE       -
// 
// %REG_NAME  SGDIAGSTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGST       0       0         0       R:0|W       TRUE       W
// 
// %REG_NAME  SGDIAGSTPCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGSTP      0       0         0       R:0|W       TRUE       W
// 
// %REG_NAME  SGDIAGCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VCULLMTBS1 23      20        0       W|R         TRUE       -
//    %%BIT       VCULLMTBS0 19      16        0       W|R         TRUE       -
//    %%BIT       SMD        12      12        0       W|R         TRUE       -
//    %%BIT       ISM        10      10        0       W|R         TRUE       -
//    %%BIT       SDPS       9       9         0       W|R         TRUE       -
//    %%BIT       ADIE       8       8         0       W|R         TRUE       -
//    %%BIT       TRGMD      0       0         0       W|R         TRUE       W
// 
// %REG_NAME  SGDIAGPCCR0
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SDPCE31    31      31        0       W|R         TRUE       -
//    %%BIT       SDPCE30    30      30        0       W|R         TRUE       -
//    %%BIT       SDPCE29    29      29        0       W|R         TRUE       -
//    %%BIT       SDPCE28    28      28        0       W|R         TRUE       -
//    %%BIT       SDPCE27    27      27        0       W|R         TRUE       -
//    %%BIT       SDPCE26    26      26        0       W|R         TRUE       -
//    %%BIT       SDPCE25    25      25        0       W|R         TRUE       -
//    %%BIT       SDPCE24    24      24        0       W|R         TRUE       -
//    %%BIT       SDPCE23    23      23        0       W|R         TRUE       -
//    %%BIT       SDPCE22    22      22        0       W|R         TRUE       -
//    %%BIT       SDPCE21    21      21        0       W|R         TRUE       -
//    %%BIT       SDPCE20    20      20        0       W|R         TRUE       -
//    %%BIT       SDPCE19    19      19        0       W|R         TRUE       -
//    %%BIT       SDPCE18    18      18        0       W|R         TRUE       -
//    %%BIT       SDPCE17    17      17        0       W|R         TRUE       -
//    %%BIT       SDPCE16    16      16        0       W|R         TRUE       -
//    %%BIT       SDPCE15    15      15        0       W|R         TRUE       -
//    %%BIT       SDPCE14    14      14        0       W|R         TRUE       -
//    %%BIT       SDPCE13    13      13        0       W|R         TRUE       -
//    %%BIT       SDPCE12    12      12        0       W|R         TRUE       -
//    %%BIT       SDPCE11    11      11        0       W|R         TRUE       -
//    %%BIT       SDPCE10    10      10        0       W|R         TRUE       -
//    %%BIT       SDPCE9     9       9         0       W|R         TRUE       -
//    %%BIT       SDPCE8     8       8         0       W|R         TRUE       -
//    %%BIT       SDPCE7     7       7         0       W|R         TRUE       -
//    %%BIT       SDPCE6     6       6         0       W|R         TRUE       -
//    %%BIT       SDPCE5     5       5         0       W|R         TRUE       -
//    %%BIT       SDPCE4     4       4         0       W|R         TRUE       -
//    %%BIT       SDPCE3     3       3         0       W|R         TRUE       -
//    %%BIT       SDPCE2     2       2         0       W|R         TRUE       -
//    %%BIT       SDPCE1     1       1         0       W|R         TRUE       -
//    %%BIT       SDPCE0     0       0         0       W|R         TRUE       W
// 
// %REG_NAME  SGDIAGPCCR1
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SDPCE63    31      31        0       W|R         TRUE       -
//    %%BIT       SDPCE62    30      30        0       W|R         TRUE       -
//    %%BIT       SDPCE61    29      29        0       W|R         TRUE       -
//    %%BIT       SDPCE60    28      28        0       W|R         TRUE       -
//    %%BIT       SDPCE59    27      27        0       W|R         TRUE       -
//    %%BIT       SDPCE58    26      26        0       W|R         TRUE       -
//    %%BIT       SDPCE57    25      25        0       W|R         TRUE       -
//    %%BIT       SDPCE56    24      24        0       W|R         TRUE       -
//    %%BIT       SDPCE55    23      23        0       W|R         TRUE       -
//    %%BIT       SDPCE54    22      22        0       W|R         TRUE       -
//    %%BIT       SDPCE53    21      21        0       W|R         TRUE       -
//    %%BIT       SDPCE52    20      20        0       W|R         TRUE       -
//    %%BIT       SDPCE51    19      19        0       W|R         TRUE       -
//    %%BIT       SDPCE50    18      18        0       W|R         TRUE       -
//    %%BIT       SDPCE49    17      17        0       W|R         TRUE       -
//    %%BIT       SDPCE48    16      16        0       W|R         TRUE       -
//    %%BIT       SDPCE47    15      15        0       W|R         TRUE       -
//    %%BIT       SDPCE46    14      14        0       W|R         TRUE       -
//    %%BIT       SDPCE45    13      13        0       W|R         TRUE       -
//    %%BIT       SDPCE44    12      12        0       W|R         TRUE       -
//    %%BIT       SDPCE43    11      11        0       W|R         TRUE       -
//    %%BIT       SDPCE42    10      10        0       W|R         TRUE       -
//    %%BIT       SDPCE41    9       9         0       W|R         TRUE       -
//    %%BIT       SDPCE40    8       8         0       W|R         TRUE       -
//    %%BIT       SDPCE39    7       7         0       W|R         TRUE       -
//    %%BIT       SDPCE38    6       6         0       W|R         TRUE       -
//    %%BIT       SDPCE37    5       5         0       W|R         TRUE       -
//    %%BIT       SDPCE36    4       4         0       W|R         TRUE       -
//    %%BIT       SDPCE35    3       3         0       W|R         TRUE       -
//    %%BIT       SDPCE34    2       2         0       W|R         TRUE       -
//    %%BIT       SDPCE33    1       1         0       W|R         TRUE       -
//    %%BIT       SDPCE32    0       0         0       W|R         TRUE       W
// 
// %REG_NAME  SGDIAGSR
//    %%TITLE     name       upper   lower     init    access      support     callback   
//    %%BIT       SDACT      1       1         0       R           TRUE       -
// 
// %REG_NAME  SGSTR
//    %%TITLE     name       upper   lower     init    access      support     callback   
//    %%BIT       ADTACT     13      12        0       R           TRUE        -
//    %%BIT       SHACT      7       7         0       R           TRUE        -
//    %%BIT       SVSACT     6       6         0       R           TRUE        -
//    %%BIT       SGACT      5       1         0       R           TRUE        -
//    %%BIT       SDACT      0       0         0       R           TRUE        -
// 
// %REG_NAME  ADHALTR
//    %%TITLE     name       upper   lower     init    access      support     callback   
//    %%BIT       HALT        0        0       0       W|R         TRUE         W
// 
// %REG_NAME  ADCR1
//    %%TITLE     name       upper   lower     init    access      support     callback
//    %%BIT       SUSMTD      1        0       0       D           TRUE         W
// 
// %REG_NAME  ADCR2
//    %%TITLE     name       upper   lower     init    access      support     callback
//    %%BIT       DFMT       6        4        0       D           TRUE         W
//    %%BIT       ADDNT      0        0        0       D           TRUE         -
// 
// %REG_NAME  SMPCR   
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       EXSMPT     23      16        0       D           TRUE        -
//    %%BIT       BUFAMPD    15      15        0       D           TRUE        -
//    %%BIT       SMPTS      12      12        0       D           TRUE        -
//    %%BIT       SMPT       7       0         0       D           TRUE        W
// 
// %REG_NAME  MPXCURCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MSKCFMT    3       0         0       W|R         TRUE        W
// 
// %REG_NAME  MPXINTER
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADMPXIE    0       0         0       D           TRUE        W
// 
// %REG_NAME  MPXCURR1
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MSKC       31      16        0       R           TRUE        -
//    %%BIT       MPXCMD     15      8         0       R           TRUE        -
//    %%BIT       MPXCUR     4       0         0       R           TRUE        -
// 
// %REG_NAME  MPXCURR2
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MPXCUR     2       0         0       R           TRUE        -
// 
// %REG_NAME  MPXCMDR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       MPXCMD     7       0         0       W|R         TRUE        W
// 
// %REG_NAME MPXOWR
//    %%TITLE     name       upper   lower     init    access      support     callback    value
//    %%BIT       MPXOW      3       0         0       W|R         TRUE        W           "0x0-0xA"
// 
// %REG_NAME  DFASENTSGER
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       DFENTSG4E  12      12        0       D           TRUE        -
//    %%BIT       DFENTSG3E  11      11        0       D           TRUE        -
//    %%BIT       DFENTSG2E  10      10        0       D           TRUE        -
//    %%BIT       DFENTSG1E  9       9         0       D           TRUE        -
//    %%BIT       DFENTSG0E  8       8         0       D           TRUE        -
//    %%BIT       ASENTSG4E  4       4         0       D           TRUE        -
//    %%BIT       ASENTSG3E  3       3         0       D           TRUE        -
//    %%BIT       ASENTSG2E  2       2         0       D           TRUE        -
//    %%BIT       ASENTSG1E  1       1         0       D           TRUE        -
//    %%BIT       ASENTSG0E  0       0         0       D           TRUE        W
// 
// #%REG_NAME  GTMENTSGER
// #   %%TITLE     name       upper   lower     init    access      support     callback    
// #   %%BIT       GTMENTSG4E 4       4         0       D           TRUE        -
// #   %%BIT       GTMENTSG3E 3       3         0       D           TRUE        -
// #   %%BIT       GTMENTSG2E 2       2         0       D           TRUE        -
// #   %%BIT       GTMENTSG1E 1       1         0       D           TRUE        -
// #   %%BIT       GTMENTSG0E 0       0         0       D           TRUE        W
// 
// %REG_NAME  ADENDP
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ENDP       6       0         0       D           TRUE        W
// 
// %REG_NAME  THSMPSTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SMPST       0       0        0       D           TRUE        W
// 
// %REG_NAME  THSTPCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       THSTP        0       0       0       D           TRUE        W
// 
// %REG_NAME  THCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ASMPMSK      0       0       0       D           TRUE        W
// 
// %REG_NAME  THAHLDSTCR  
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       HLDST      0       0         0       D           TRUE        W
// 
// %REG_NAME  THBHLDSTCR  
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       HLDST      0       0         0       D           TRUE         W
// 
// %REG_NAME  THGSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TH5GS       10      10       0       D           TRUE        -
//    %%BIT       TH4GS       8       8        0       D           TRUE        -
//    %%BIT       TH3GS       6       6        0       D           TRUE        -
//    %%BIT       TH2GS       4       4        0       D           TRUE        -
//    %%BIT       TH1GS       2       2        0       D           TRUE        -
//    %%BIT       TH0GS       0       0        0       D           TRUE        W
// 
// %REG_NAME  THER
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TH5E       5       5         0       D           TRUE        -
//    %%BIT       TH4E       4       4         0       D           TRUE        -
//    %%BIT       TH3E       3       3         0       D           TRUE        -
//    %%BIT       TH2E       2       2         0       D           TRUE        -
//    %%BIT       TH1E       1       1         0       D           TRUE        -
//    %%BIT       TH0E       0       0         0       D           TRUE        W
// 
// %REG_NAME  THACR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       HLDCTE     5       5         0       D           TRUE        -
//    %%BIT       HLDTE      4       4         0       D           TRUE        -
//    %%BIT       SGS        1       0         0       D           TRUE        W
// 
// %REG_NAME  THBCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       HLDCTE     5       5         0       D           TRUE         -
//    %%BIT       HLDTE      4       4         0       D           TRUE         -
//    %%BIT       SGS        1       0         0       D           TRUE         W
// 
// %REG_NAME  WAITTR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       WAITTIME   13      0         0       W|R         TRUE        W
// 
// %REG_NAME  EMUCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SVSDIS     0       0         0       W|R         TRUE         W
// 
// %REG_NAME  TDCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       THSDE      7        7        0       D           TRUE        -
//    %%BIT       TDLV       1        0        0       D           TRUE        W 
// 
// %REG_NAME  ODCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       WADDE      8       8         0       D           TRUE        W
//    %%BIT       ODPW       4       0         0       D           FALSE       -
// 
// %REG_NAME  IEDCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       IDSCE      0       0         0       W|R         FALSE       -
// 
// %REG_NAME  SFTCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TOCEIE     6       6         0       D           TRUE        -
//    %%BIT       SYNCEIE    5       5         0       D           FALSE       -
//    %%BIT       RDCLRE     4       4         0       D           TRUE        -
//    %%BIT       ULEIE      3       3         0       D           FALSE       -
//    %%BIT       OWEIE      2       2         0       D           TRUE        -
//    %%BIT       PEIE       1       1         0       D           TRUE        -
//    %%BIT       IDEIE      0       0         0       D           TRUE        W
// 
// %REG_NAME  TOCCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TOCE       0       0         0       W|R         TRUE        W
// 
// %REG_NAME  ULLMTBR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ULMTB      31      16        32766   D           FALSE       -
//    %%BIT       LLMTB      15      0         0       D           FALSE       -
// 
// %REG_NAME  TOCER
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TOCESG     5       1         0       R           TRUE        -
//    %%BIT       TOCESD     0       0         0       R           TRUE        R
// 
// %REG_NAME  SYNCER
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SYNCE       7       7        0       R           FALSE        -
// 
// %REG_NAME  ULER      
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ULE        7       7         0       D           FALSE       -
//    %%BIT       ULECAP     6       0         0       D           FALSE       -
// 
// %REG_NAME  OWER      
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       OWE        7       7         0       R           TRUE        -
//    %%BIT       OWECAP     6       0         0       R           TRUE        -
// 
// %REG_NAME  PER       
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT        PE        7       7         0       R           TRUE        -
//    %%BIT        PECAP     6       0         0       R           TRUE        -
// 
// %REG_NAME  IDER      
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       IDE         7       7        0       R           TRUE        -
//    %%BIT       IDECAP      6       0        0       R           TRUE        -
// 
// %REG_NAME  ECR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TOCESGC    13       9        0       W|R         TRUE        -
//    %%BIT       TOCESDC    8        8        0       W|R         TRUE        -
//    %%BIT       SYNCEC     5        5        0       W|R         FALSE       -
//    %%BIT       ULEC       3        3        0       W|R         FALSE       -
//    %%BIT       OWEC       2        2        0       W|R         TRUE        -
//    %%BIT       PEC        1        1        0       W|R         TRUE        -
//    %%BIT       IDEC       0        0        0       W|R         TRUE        W
// 
// %REG_NAME  STPDCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SPDE       0        0        0       W|R         TRUE        W
// 
// 
// %REG_NAME  VCULLMTBR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VCULMTB    31      16        32766   D           TRUE        W
//    %%BIT       VCLLMTB    15      0         0       D           TRUE        -
// 
// %REG_NAME  VCLMINTER1
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADUL31IE   31      31        0       W|R         TRUE        -       
//    %%BIT       ADUL30IE   30      30        0       W|R         TRUE        -
//    %%BIT       ADUL29IE   29      29        0       W|R         TRUE        -
//    %%BIT       ADUL28IE   28      28        0       W|R         TRUE        -
//    %%BIT       ADUL27IE   27      27        0       W|R         TRUE        -
//    %%BIT       ADUL26IE   26      26        0       W|R         TRUE        -
//    %%BIT       ADUL25IE   25      25        0       W|R         TRUE        -
//    %%BIT       ADUL24IE   24      24        0       W|R         TRUE        -
//    %%BIT       ADUL23IE   23      23        0       W|R         TRUE        -
//    %%BIT       ADUL22IE   22      22        0       W|R         TRUE        -
//    %%BIT       ADUL21IE   21      21        0       W|R         TRUE        -
//    %%BIT       ADUL20IE   20      20        0       W|R         TRUE        -
//    %%BIT       ADUL19IE   19      19        0       W|R         TRUE        -
//    %%BIT       ADUL18IE   18      18        0       W|R         TRUE        -
//    %%BIT       ADUL17IE   17      17        0       W|R         TRUE        -
//    %%BIT       ADUL16IE   16      16        0       W|R         TRUE        -
//    %%BIT       ADUL15IE   15      15        0       W|R         TRUE        -
//    %%BIT       ADUL14IE   14      14        0       W|R         TRUE        -
//    %%BIT       ADUL13IE   13      13        0       W|R         TRUE        -
//    %%BIT       ADUL12IE   12      12        0       W|R         TRUE        -
//    %%BIT       ADUL11IE   11      11        0       W|R         TRUE        -
//    %%BIT       ADUL10IE   10      10        0       W|R         TRUE        -
//    %%BIT       ADUL09IE   9       9         0       W|R         TRUE        -
//    %%BIT       ADUL08IE   8       8         0       W|R         TRUE        -
//    %%BIT       ADUL07IE   7       7         0       W|R         TRUE        -
//    %%BIT       ADUL06IE   6       6         0       W|R         TRUE        -
//    %%BIT       ADUL05IE   5       5         0       W|R         TRUE        -
//    %%BIT       ADUL04IE   4       4         0       W|R         TRUE        -
//    %%BIT       ADUL03IE   3       3         0       W|R         TRUE        -
//    %%BIT       ADUL02IE   2       2         0       W|R         TRUE        -
//    %%BIT       ADUL01IE   1       1         0       W|R         TRUE        -
//    %%BIT       ADUL00IE   0       0         0       W|R         TRUE        W
// 
// %REG_NAME  VCLMINTER2
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADUL63IE   31      31        0       W|R         TRUE        -
//    %%BIT       ADUL62IE   30      30        0       W|R         TRUE        -
//    %%BIT       ADUL61IE   29      29        0       W|R         TRUE        -
//    %%BIT       ADUL60IE   28      28        0       W|R         TRUE        -
//    %%BIT       ADUL59IE   27      27        0       W|R         TRUE        -
//    %%BIT       ADUL58IE   26      26        0       W|R         TRUE        -
//    %%BIT       ADUL57IE   25      25        0       W|R         TRUE        -
//    %%BIT       ADUL56IE   24      24        0       W|R         TRUE        -
//    %%BIT       ADUL55IE   23      23        0       W|R         TRUE        -
//    %%BIT       ADUL54IE   22      22        0       W|R         TRUE        -
//    %%BIT       ADUL53IE   21      21        0       W|R         TRUE        -
//    %%BIT       ADUL52IE   20      20        0       W|R         TRUE        -
//    %%BIT       ADUL51IE   19      19        0       W|R         TRUE        -
//    %%BIT       ADUL50IE   18      18        0       W|R         TRUE        -
//    %%BIT       ADUL49IE   17      17        0       W|R         TRUE        -
//    %%BIT       ADUL48IE   16      16        0       W|R         TRUE        -
//    %%BIT       ADUL47IE   15      15        0       W|R         TRUE        -
//    %%BIT       ADUL46IE   14      14        0       W|R         TRUE        -
//    %%BIT       ADUL45IE   13      13        0       W|R         TRUE        -
//    %%BIT       ADUL44IE   12      12        0       W|R         TRUE        -
//    %%BIT       ADUL43IE   11      11        0       W|R         TRUE        -
//    %%BIT       ADUL42IE   10      10        0       W|R         TRUE        -
//    %%BIT       ADUL41IE   9       9         0       W|R         TRUE        -
//    %%BIT       ADUL40IE   8       8         0       W|R         TRUE        -
//    %%BIT       ADUL39IE   7       7         0       W|R         TRUE        -
//    %%BIT       ADUL38IE   6       6         0       W|R         TRUE        -
//    %%BIT       ADUL37IE   5       5         0       W|R         TRUE        -
//    %%BIT       ADUL36IE   4       4         0       W|R         TRUE        -
//    %%BIT       ADUL35IE   3       3         0       W|R         TRUE        -
//    %%BIT       ADUL34IE   2       2         0       W|R         TRUE        -
//    %%BIT       ADUL33IE   1       1         0       W|R         TRUE        -
//    %%BIT       ADUL32IE   0       0         0       W|R         TRUE        W
// 
// %REG_NAME  VCLMINTER3
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADUL95IE   31      31        0       W|R         FALSE        -
//    %%BIT       ADUL94IE   30      30        0       W|R         FALSE        -
//    %%BIT       ADUL93IE   29      29        0       W|R         FALSE        -
//    %%BIT       ADUL92IE   28      28        0       W|R         FALSE        -
//    %%BIT       ADUL91IE   27      27        0       W|R         FALSE        -
//    %%BIT       ADUL90IE   26      26        0       W|R         FALSE        -
//    %%BIT       ADUL89IE   25      25        0       W|R         FALSE        -
//    %%BIT       ADUL88IE   24      24        0       W|R         FALSE        -
//    %%BIT       ADUL87IE   23      23        0       W|R         FALSE        -
//    %%BIT       ADUL86IE   22      22        0       W|R         FALSE        -
//    %%BIT       ADUL85IE   21      21        0       W|R         FALSE        -
//    %%BIT       ADUL84IE   20      20        0       W|R         FALSE        -
//    %%BIT       ADUL83IE   19      19        0       W|R         FALSE        -
//    %%BIT       ADUL82IE   18      18        0       W|R         FALSE        -
//    %%BIT       ADUL81IE   17      17        0       W|R         FALSE        -
//    %%BIT       ADUL80IE   16      16        0       W|R         FALSE        -
//    %%BIT       ADUL79IE   15      15        0       W|R         FALSE        -
//    %%BIT       ADUL78IE   14      14        0       W|R         FALSE        -
//    %%BIT       ADUL77IE   13      13        0       W|R         FALSE        -
//    %%BIT       ADUL76IE   12      12        0       W|R         FALSE        -
//    %%BIT       ADUL75IE   11      11        0       W|R         FALSE        -
//    %%BIT       ADUL74IE   10      10        0       W|R         FALSE        -
//    %%BIT       ADUL73IE   9       9         0       W|R         FALSE        -
//    %%BIT       ADUL72IE   8       8         0       W|R         FALSE        -
//    %%BIT       ADUL71IE   7       7         0       W|R         FALSE        -
//    %%BIT       ADUL70IE   6       6         0       W|R         FALSE        -
//    %%BIT       ADUL69IE   5       5         0       W|R         FALSE        -
//    %%BIT       ADUL68IE   4       4         0       W|R         FALSE        -
//    %%BIT       ADUL67IE   3       3         0       W|R         FALSE        -
//    %%BIT       ADUL66IE   2       2         0       W|R         FALSE        -
//    %%BIT       ADUL65IE   1       1         0       W|R         FALSE        -
//    %%BIT       ADUL64IE   0       0         0       W|R         FALSE        -
// 
// %REG_NAME  PWVCLMINTER
//    %%TITLE     name       upper   lower     init    access      support     callback
//    %%BIT       PWADULIE   0       0         0       W|R         TRUE        W
// 
// %REG_NAME  SDVCLMINTER
//    %%TITLE     name       upper   lower     init    access      support     callback
//    %%BIT       SDADULIE   0       0         0       W|R         TRUE        W
// 
// %REG_NAME  VCLMSR1
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC31LMS    31      31        0       R           TRUE        -       
//    %%BIT       VC30LMS    30      30        0       R           TRUE        -
//    %%BIT       VC29LMS    29      29        0       R           TRUE        -
//    %%BIT       VC28LMS    28      28        0       R           TRUE        -
//    %%BIT       VC27LMS    27      27        0       R           TRUE        -
//    %%BIT       VC26LMS    26      26        0       R           TRUE        -
//    %%BIT       VC25LMS    25      25        0       R           TRUE        -
//    %%BIT       VC24LMS    24      24        0       R           TRUE        -
//    %%BIT       VC23LMS    23      23        0       R           TRUE        -
//    %%BIT       VC22LMS    22      22        0       R           TRUE        -
//    %%BIT       VC21LMS    21      21        0       R           TRUE        -
//    %%BIT       VC20LMS    20      20        0       R           TRUE        -
//    %%BIT       VC19LMS    19      19        0       R           TRUE        -
//    %%BIT       VC18LMS    18      18        0       R           TRUE        -
//    %%BIT       VC17LMS    17      17        0       R           TRUE        -
//    %%BIT       VC16LMS    16      16        0       R           TRUE        -
//    %%BIT       VC15LMS    15      15        0       R           TRUE        -
//    %%BIT       VC14LMS    14      14        0       R           TRUE        -
//    %%BIT       VC13LMS    13      13        0       R           TRUE        -
//    %%BIT       VC12LMS    12      12        0       R           TRUE        -
//    %%BIT       VC11LMS    11      11        0       R           TRUE        -
//    %%BIT       VC10LMS    10      10        0       R           TRUE        -
//    %%BIT       VC09LMS    9       9         0       R           TRUE        -
//    %%BIT       VC08LMS    8       8         0       R           TRUE        -
//    %%BIT       VC07LMS    7       7         0       R           TRUE        -
//    %%BIT       VC06LMS    6       6         0       R           TRUE        -
//    %%BIT       VC05LMS    5       5         0       R           TRUE        -
//    %%BIT       VC04LMS    4       4         0       R           TRUE        -
//    %%BIT       VC03LMS    3       3         0       R           TRUE        -
//    %%BIT       VC02LMS    2       2         0       R           TRUE        -
//    %%BIT       VC01LMS    1       1         0       R           TRUE        -
//    %%BIT       VC00LMS    0       0         0       R           TRUE        -
// 
// %REG_NAME  VCLMSR2
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC63LMS    31      31        0       R           TRUE        -
//    %%BIT       VC62LMS    30      30        0       R           TRUE        -
//    %%BIT       VC61LMS    29      29        0       R           TRUE        -
//    %%BIT       VC60LMS    28      28        0       R           TRUE        -
//    %%BIT       VC59LMS    27      27        0       R           TRUE        -
//    %%BIT       VC58LMS    26      26        0       R           TRUE        -
//    %%BIT       VC57LMS    25      25        0       R           TRUE        -
//    %%BIT       VC56LMS    24      24        0       R           TRUE        -
//    %%BIT       VC55LMS    23      23        0       R           TRUE        -
//    %%BIT       VC54LMS    22      22        0       R           TRUE        -
//    %%BIT       VC53LMS    21      21        0       R           TRUE        -
//    %%BIT       VC52LMS    20      20        0       R           TRUE        -
//    %%BIT       VC51LMS    19      19        0       R           TRUE        -
//    %%BIT       VC50LMS    18      18        0       R           TRUE        -
//    %%BIT       VC49LMS    17      17        0       R           TRUE        -
//    %%BIT       VC48LMS    16      16        0       R           TRUE        -
//    %%BIT       VC47LMS    15      15        0       R           TRUE        -
//    %%BIT       VC46LMS    14      14        0       R           TRUE        -
//    %%BIT       VC45LMS    13      13        0       R           TRUE        -
//    %%BIT       VC44LMS    12      12        0       R           TRUE        -
//    %%BIT       VC43LMS    11      11        0       R           TRUE        -
//    %%BIT       VC42LMS    10      10        0       R           TRUE        -
//    %%BIT       VC41LMS    9       9         0       R           TRUE        -
//    %%BIT       VC40LMS    8       8         0       R           TRUE        -
//    %%BIT       VC39LMS    7       7         0       R           TRUE        -
//    %%BIT       VC38LMS    6       6         0       R           TRUE        -
//    %%BIT       VC37LMS    5       5         0       R           TRUE        -
//    %%BIT       VC36LMS    4       4         0       R           TRUE        -
//    %%BIT       VC35LMS    3       3         0       R           TRUE        -
//    %%BIT       VC34LMS    2       2         0       R           TRUE        -
//    %%BIT       VC33LMS    1       1         0       R           TRUE        -
//    %%BIT       VC32LMS    0       0         0       R           TRUE        -
// 
// %REG_NAME  VCLMSR3
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC95LMS    31      31        0       D           FALSE        -
//    %%BIT       VC94LMS    30      30        0       D           FALSE        -
//    %%BIT       VC93LMS    29      29        0       D           FALSE        -
//    %%BIT       VC92LMS    28      28        0       D           FALSE        -
//    %%BIT       VC91LMS    27      27        0       D           FALSE        -
//    %%BIT       VC90LMS    26      26        0       D           FALSE        -
//    %%BIT       VC89LMS    25      25        0       D           FALSE        -
//    %%BIT       VC88LMS    24      24        0       D           FALSE        -
//    %%BIT       VC87LMS    23      23        0       D           FALSE        -
//    %%BIT       VC86LMS    22      22        0       D           FALSE        -
//    %%BIT       VC85LMS    21      21        0       D           FALSE        -
//    %%BIT       VC84LMS    20      20        0       D           FALSE        -
//    %%BIT       VC83LMS    19      19        0       D           FALSE        -
//    %%BIT       VC82LMS    18      18        0       D           FALSE        -
//    %%BIT       VC81LMS    17      17        0       D           FALSE        -
//    %%BIT       VC80LMS    16      16        0       D           FALSE        -
//    %%BIT       VC79LMS    15      15        0       D           FALSE        -
//    %%BIT       VC78LMS    14      14        0       D           FALSE        -
//    %%BIT       VC77LMS    13      13        0       D           FALSE        -
//    %%BIT       VC76LMS    12      12        0       D           FALSE        -
//    %%BIT       VC75LMS    11      11        0       D           FALSE        -
//    %%BIT       VC74LMS    10      10        0       D           FALSE        -
//    %%BIT       VC73LMS    9       9         0       D           FALSE        -
//    %%BIT       VC72LMS    8       8         0       D           FALSE        -
//    %%BIT       VC71LMS    7       7         0       D           FALSE        -
//    %%BIT       VC70LMS    6       6         0       D           FALSE        -
//    %%BIT       VC69LMS    5       5         0       D           FALSE        -
//    %%BIT       VC68LMS    4       4         0       D           FALSE        -
//    %%BIT       VC67LMS    3       3         0       D           FALSE        -
//    %%BIT       VC66LMS    2       2         0       D           FALSE        -
//    %%BIT       VC65LMS    1       1         0       D           FALSE        -
//    %%BIT       VC64LMS    0       0         0       D           FALSE        -
// 
// %REG_NAME  PWVCLMSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       PWVCLMS    0       0         0       R           TRUE        -
// 
// %REG_NAME  SDVCLMSR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SR1LMS     2       2         0       R           TRUE        -
//    %%BIT       SR0LMS     1       1         0       R           TRUE        -
//    %%BIT       SDVC0LMS   0       0         0       R           TRUE        -
// 
// %REG_NAME  SGULCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       UE         15      15        0       R           TRUE        -
//    %%BIT       LE         14      14        0       R           TRUE        -
//    %%BIT       MPXE       11      11        0       R           TRUE        -
//    %%BIT       MPXV       10      8         0       R           TRUE        -
//    %%BIT       ULE        7       7         0       R           TRUE        -
//    %%BIT       ULPC       5       0         0       R           TRUE        -
// 
// 
// %REG_NAME  SGDIAGULCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       UE         15      15        0       R           TRUE        -
//    %%BIT       LE         14      14        0       R           TRUE        -
//    %%BIT       ULE        7       7         0       R           TRUE        -
//    %%BIT       ULPC       5       0         0       R           TRUE        -
// 
// %REG_NAME  VCLMSCR1
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC31LMSC   31      31        0       D           TRUE       -       
//    %%BIT       VC30LMSC   30      30        0       D           TRUE       -
//    %%BIT       VC29LMSC   29      29        0       D           TRUE       -
//    %%BIT       VC28LMSC   28      28        0       D           TRUE       -
//    %%BIT       VC27LMSC   27      27        0       D           TRUE       -
//    %%BIT       VC26LMSC   26      26        0       D           TRUE       -
//    %%BIT       VC25LMSC   25      25        0       D           TRUE       -
//    %%BIT       VC24LMSC   24      24        0       D           TRUE       -
//    %%BIT       VC23LMSC   23      23        0       D           TRUE       -
//    %%BIT       VC22LMSC   22      22        0       D           TRUE       -
//    %%BIT       VC21LMSC   21      21        0       D           TRUE       -
//    %%BIT       VC20LMSC   20      20        0       D           TRUE       -
//    %%BIT       VC19LMSC   19      19        0       D           TRUE       -
//    %%BIT       VC18LMSC   18      18        0       D           TRUE       -
//    %%BIT       VC17LMSC   17      17        0       D           TRUE       -
//    %%BIT       VC16LMSC   16      16        0       D           TRUE       -
//    %%BIT       VC15LMSC   15      15        0       D           TRUE       -
//    %%BIT       VC14LMSC   14      14        0       D           TRUE       -
//    %%BIT       VC13LMSC   13      13        0       D           TRUE       -
//    %%BIT       VC12LMSC   12      12        0       D           TRUE       -
//    %%BIT       VC11LMSC   11      11        0       D           TRUE       -
//    %%BIT       VC10LMSC   10      10        0       D           TRUE       -
//    %%BIT       VC09LMSC   9       9         0       D           TRUE       -
//    %%BIT       VC08LMSC   8       8         0       D           TRUE       -
//    %%BIT       VC07LMSC   7       7         0       D           TRUE       -
//    %%BIT       VC06LMSC   6       6         0       D           TRUE       -
//    %%BIT       VC05LMSC   5       5         0       D           TRUE       -
//    %%BIT       VC04LMSC   4       4         0       D           TRUE       -
//    %%BIT       VC03LMSC   3       3         0       D           TRUE       -
//    %%BIT       VC02LMSC   2       2         0       D           TRUE       -
//    %%BIT       VC01LMSC   1       1         0       D           TRUE       -
//    %%BIT       VC00LMSC   0       0         0       D           TRUE       W
// 
// %REG_NAME  VCLMSCR2
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC63LMSC   31      31        0       D           TRUE        -
//    %%BIT       VC62LMSC   30      30        0       D           TRUE        -
//    %%BIT       VC61LMSC   29      29        0       D           TRUE        -
//    %%BIT       VC60LMSC   28      28        0       D           TRUE        -
//    %%BIT       VC59LMSC   27      27        0       D           TRUE        -
//    %%BIT       VC58LMSC   26      26        0       D           TRUE        -
//    %%BIT       VC57LMSC   25      25        0       D           TRUE        -
//    %%BIT       VC56LMSC   24      24        0       D           TRUE        -
//    %%BIT       VC55LMSC   23      23        0       D           TRUE        -
//    %%BIT       VC54LMSC   22      22        0       D           TRUE        -
//    %%BIT       VC53LMSC   21      21        0       D           TRUE        -
//    %%BIT       VC52LMSC   20      20        0       D           TRUE        -
//    %%BIT       VC51LMSC   19      19        0       D           TRUE        -
//    %%BIT       VC50LMSC   18      18        0       D           TRUE        -
//    %%BIT       VC49LMSC   17      17        0       D           TRUE        -
//    %%BIT       VC48LMSC   16      16        0       D           TRUE        -
//    %%BIT       VC47LMSC   15      15        0       D           TRUE        -
//    %%BIT       VC46LMSC   14      14        0       D           TRUE        -
//    %%BIT       VC45LMSC   13      13        0       D           TRUE        -
//    %%BIT       VC44LMSC   12      12        0       D           TRUE        -
//    %%BIT       VC43LMSC   11      11        0       D           TRUE        -
//    %%BIT       VC42LMSC   10      10        0       D           TRUE        -
//    %%BIT       VC41LMSC   9       9         0       D           TRUE        -
//    %%BIT       VC40LMSC   8       8         0       D           TRUE        -
//    %%BIT       VC39LMSC   7       7         0       D           TRUE        -
//    %%BIT       VC38LMSC   6       6         0       D           TRUE        -
//    %%BIT       VC37LMSC   5       5         0       D           TRUE        -
//    %%BIT       VC36LMSC   4       4         0       D           TRUE        -
//    %%BIT       VC35LMSC   3       3         0       D           TRUE        -
//    %%BIT       VC34LMSC   2       2         0       D           TRUE        -
//    %%BIT       VC33LMSC   1       1         0       D           TRUE        -
//    %%BIT       VC32LMSC   0       0         0       D           TRUE        W
// 
// %REG_NAME  VCLMSCR3
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VC95LMSC   31      31        0       D           FALSE        -
//    %%BIT       VC94LMSC   30      30        0       D           FALSE        -
//    %%BIT       VC93LMSC   29      29        0       D           FALSE        -
//    %%BIT       VC92LMSC   28      28        0       D           FALSE        -
//    %%BIT       VC91LMSC   27      27        0       D           FALSE        -
//    %%BIT       VC90LMSC   26      26        0       D           FALSE        -
//    %%BIT       VC89LMSC   25      25        0       D           FALSE        -
//    %%BIT       VC88LMSC   24      24        0       D           FALSE        -
//    %%BIT       VC87LMSC   23      23        0       D           FALSE        -
//    %%BIT       VC86LMSC   22      22        0       D           FALSE        -
//    %%BIT       VC85LMSC   21      21        0       D           FALSE        -
//    %%BIT       VC84LMSC   20      20        0       D           FALSE        -
//    %%BIT       VC83LMSC   19      19        0       D           FALSE        -
//    %%BIT       VC82LMSC   18      18        0       D           FALSE        -
//    %%BIT       VC81LMSC   17      17        0       D           FALSE        -
//    %%BIT       VC80LMSC   16      16        0       D           FALSE        -
//    %%BIT       VC79LMSC   15      15        0       D           FALSE        -
//    %%BIT       VC78LMSC   14      14        0       D           FALSE        -
//    %%BIT       VC77LMSC   13      13        0       D           FALSE        -
//    %%BIT       VC76LMSC   12      12        0       D           FALSE        -
//    %%BIT       VC75LMSC   11      11        0       D           FALSE        -
//    %%BIT       VC74LMSC   10      10        0       D           FALSE        -
//    %%BIT       VC73LMSC   9       9         0       D           FALSE        -
//    %%BIT       VC72LMSC   8       8         0       D           FALSE        -
//    %%BIT       VC71LMSC   7       7         0       D           FALSE        -
//    %%BIT       VC70LMSC   6       6         0       D           FALSE        -
//    %%BIT       VC69LMSC   5       5         0       D           FALSE        -
//    %%BIT       VC68LMSC   4       4         0       D           FALSE        -
//    %%BIT       VC67LMSC   3       3         0       D           FALSE        -
//    %%BIT       VC66LMSC   2       2         0       D           FALSE        -
//    %%BIT       VC65LMSC   1       1         0       D           FALSE        -
//    %%BIT       VC64LMSC   0       0         0       D           FALSE        -
// 
// %REG_NAME  PWVCLMSCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       PWVCLMSC   0       0         0       R:0|W       TRUE        W
// 
// %REG_NAME  SDVCLMSCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SR1LMSC    2       2         0       R:0|W       TRUE        -
//    %%BIT       SR0LMSC    1       1         0       R:0|W       TRUE        -
//    %%BIT       SDVC0LMSC  0       0         0       R:0|W       TRUE        W
// 
// %REG_NAME  SGULCCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SGULCC     5       1         0       R:0|W       TRUE        W
//    %%BIT       SDULCC     0       0         0       R:0|W       TRUE        -
// 
// %REG_NAME  VCLMASCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ALLMSC     0       0         0       R:0|W       TRUE        W
// 
// %REG_NAME  TRMCR
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TRMS       15      15        0       W|R         FALSE       -
//    %%BIT       TRMTTUNE   13      12        0       W|R         FALSE       -
//    %%BIT       TRMBTUNE   11      10        0       W|R         FALSE       -
//    %%BIT       TRMATUNE   9       8         0       W|R         FALSE       -
//    %%BIT       TRMT       5       4         0       R           FALSE       -
//    %%BIT       TRMB       3       2         0       R           FALSE       -
//    %%BIT       TRMA       1       0         0       R           FALSE       -
// 
// %REG_NAME  ADTSTRA 
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       SELAN      21      16        0       W|R         FALSE       -
//    %%BIT       ADTST      8       0        0        W|R         FALSE       -
//    
// %REG_NAME  ADTSTRB 
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADVAL      13      0        0        W|R         FALSE       -
// 
// %REG_NAME  ADTSTRC 
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       CKSTP      13      13        0       W|R         FALSE       -
//    %%BIT       ADMD       8       0         0       W|R         FALSE       -
// 
// %REG_NAME  ADTSTRD 
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       ADDISE     7       7         0       W|R         FALSE       -
//    %%BIT       ADDIS      4       0         0       W|R         FALSE       -
// 
// %REG_NAME  ADTSTRP1 
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       VMONFD     0       0         0       W|R         FALSE        -
// 
// %REG_NAME  SGTSEL
//    %%TITLE     name       upper   lower     init    access      support     callback    
//    %%BIT       TxSEL5       5       5         0       W|R         TRUE        -
//    %%BIT       TxSEL4       4       4         0       W|R         TRUE        -
//    %%BIT       TxSEL3       3       3         0       W|R         TRUE        -
//    %%BIT       TxSEL2       2       2         0       W|R         TRUE        -
//    %%BIT       TxSEL1       1       1         0       W|R         TRUE        -
//    %%BIT       TxSEL0       0       0         0       W|R         TRUE        W
// 
// 
// ####################################################
// ## For handle Command
// ####################################################
// %CMD_BASEID  reg
// %CMD_NODUMP_API EnableInsertInput EnableDumpResult CommandCB AssertReset DumpProfile ClearProfile
// 
// ####################################################
// ## For PORTs
// ####################################################
// %HEADER_FILES adc_u2b.h
// %IMPLEMENTATION_FILES sarad_u2b.cpp sarad_u2b_regif.cpp adc_u2b.cpp adc_u2b_regif.cpp
// %PORT  ADmSG0TRG                     1         in        bool
// %PORT  ADmSG1TRG                     1         in        bool
// %PORT  ADmSG2TRG                     1         in        bool
// %PORT  ADmSG3TRG                     1         in        bool
// %PORT  ADmSG4TRG                     1         in        bool
// #%PORT  ADSTART_I                     1         in        bool
// #%PORT  ADSTART_O                     1         out       bool
// #%PORT  ADTSTART_I                    1         in        bool
// #%PORT  ADTSTART_O                    1         out       bool
// %PORT  ANm00                         64        in        double
// %PORT  ANm01                         64        in        double
// %PORT  ANm02                         64        in        double
// %PORT  ANm03                         64        in        double
// %PORT  ANm10                         64        in        double
// %PORT  ANm11                         64        in        double
// %PORT  ANm12                         64        in        double
// %PORT  ANm13                         64        in        double
// %PORT  ANm20                         64        in        double
// %PORT  ANm21                         64        in        double
// %PORT  ANm22                         64        in        double
// %PORT  ANm23                         64        in        double
// %PORT  ANm30                         64        in        double
// %PORT  ANm31                         64        in        double
// %PORT  ANm32                         64        in        double
// %PORT  ANm33                         64        in        double
// %PORT  ANm40                         64        in        double
// %PORT  ANm41                         64        in        double
// %PORT  ANm42                         64        in        double
// %PORT  ANm43                         64        in        double
// %PORT  ANm50                         64        in        double
// %PORT  ANm51                         64        in        double
// %PORT  ANm52                         64        in        double
// %PORT  ANm53                         64        in        double
// %PORT  ANm60                         64        in        double
// %PORT  ANm61                         64        in        double
// %PORT  ANm62                         64        in        double
// %PORT  ANm63                         64        in        double
// %PORT  ANm70                         64        in        double
// %PORT  ANm71                         64        in        double
// %PORT  ANm72                         64        in        double
// %PORT  ANm73                         64        in        double
// %PORT  ANm80                         64        in        double
// %PORT  ANm81                         64        in        double
// %PORT  ANm82                         64        in        double
// %PORT  ANm83                         64        in        double
// %PORT  ANm90                         64        in        double
// %PORT  ANm91                         64        in        double
// %PORT  ANm92                         64        in        double
// %PORT  ANm93                         64        in        double
// %PORT  IFVCHm                        7         in        sc_uint
// %PORT  IFRDm                         1         in        bool
// %PORT  IFREm                         1         in        bool
// %PORT  INT_ADm0                      1         out       bool
// %PORT  INT_ADm1                      1         out       bool
// %PORT  INT_ADm2                      1         out       bool
// %PORT  INT_ADm3                      1         out       bool
// %PORT  INT_ADm4                      1         out       bool
// %PORT  INT_MPXm                      1         out       bool
// %PORT  INT_ADEm                      1         out       bool
// %PORT  ADPEm                         1         out       bool
// %PORT  ADENDm0                       1         out       bool
// %PORT  ADENDm1                       1         out       bool
// %PORT  ADENDm2                       1         out       bool
// %PORT  ADENDm3                       1         out       bool
// %PORT  ADENDm4                       1         out       bool
// %PORT  INT_ULm                       1         out       bool
// %PORT  ADCm_IFDATA                   16        out       sc_uint
// %PORT  DFREQm                        1         out       bool
// #%PORT  ASREQm                        1         out       bool
// %PORT  DFTAGm                        4         out       sc_uint
// %PORT  DFDATAm                       16        out       sc_uint
// %PORT  PVCR_VALUEm                   18        in        sc_uint
// %PORT  PVCR_TRGm                     1         in        bool
// %PORT  PVCR_ENDm                     1         in        bool
// %PORT  PVCR_PWDDRm                   16        in        sc_uint
// %PORT  VCEND0[96]                    1         out       bool
// %PORT  VCULMO                        1         out       bool
// %PORT  VCLLMO                        1         out       bool
// %PORT  MPXCURm                       3         out       sc_uint
////////////////////////////////////////////////////////////////////////////////
/// @file adc_u2b_regif.h
/// @brief Register IF class of model ADC_U2B
/// $Id$
/// $Date$
/// $Revison$
/// $Author$
////////////////////////////////////////////////////////////////////////////////
#ifndef __ADC_U2B_REGIF_H__
#define __ADC_U2B_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#include <cassert>
#ifndef REGIF_NOT_USE_SYSTEMC
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef USR_CWR_SYSTEMC
#include "scml2.h"
#endif

/// Register IF class of ADC_U2B model
class Cadc_u2b_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;
#ifdef USR_CWR_SYSTEMC
    typedef uint REG_TYPE;
#endif

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index
    enum eRegIndex {
        emNUM_VCR         = 96,
        emNUM_SGDIAGVCR   = 3,
        emNUM_DR          = 48,
        emNUM_DIR         = 96,
        emNUM_SGDIAGDIR   = 3,
        emNUM_SGSTCR      = 5,
        emNUM_SGSTPCR     = 5,
        emNUM_SGCR        = 5,
        emNUM_SGVCPR      = 5,
        emNUM_SGMCYCR     = 5,
        emNUM_SGSR        = 5,
        emNUM_ULLMSR      = 5,
        emNUM_SGVCSP      = 5,
        emNUM_SGVCEP      = 5,
        emNUM_ADTSTCR     = 2,
        emNUM_ADTENDCR    = 2,
        emNUM_ADTIPR      = 2,
        emNUM_ADTPRR      = 2,
        emNUM_ADENDP      = 5,
        emNUM_WAITTR      = 8,
        emNUM_ULLMTBR     = 3,
        emNUM_STPDCR      = 6,
        emNUM_VCULLMTBR   = 8,
        emNUM_SGULCR      = 5,
        emNUM_SGTSEL      = 5
    }; ///< Enumeration for register factor index
#ifdef USE_WEB_SIM
    enum eRegValIDConstant {
        emBitNum       = 0,
        emRegIDNum     = 0,
        emNumOfChannel = 1
    };
#endif

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel  = channel;
            this-> is_wr    = is_wr;
            this-> size     = size;
            this-> pre_data = pre_data;
            this-> data     = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
#ifdef USR_CWR_SYSTEMC
        scml2::memory<REG_TYPE> *mcwmem;
        scml2::reg<REG_TYPE> *my_cw_p;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false, scml2::memory<REG_TYPE> *_cwmem=NULL) {
            this->my_cw_p = NULL;
            if (_cwmem != NULL) {
                mcwmem = _cwmem;
            } else {
                assert(_prev != NULL && _prev->mcwmem != NULL) ;
                mcwmem = _prev->mcwmem;
            }
            this->my_cw_p = new scml2::reg<REG_TYPE> (_my_p->name(), *mcwmem , _my_p->addr());
#else
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
#endif
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel   = _channel;
            this->length    = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block     = _block;
        }
        ~SRegList() {
#ifdef USR_CWR_SYSTEMC
            delete my_cw_p;
#endif
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;
#ifdef USE_WEB_SIM
    struct strRegValueID {
        int  BitVal[emBitNum];
        std::string RegValueID;
        strRegValueID(void) {
            for (unsigned int i = 0; i < emBitNum; i++) {
                BitVal[i] = 0;
            }
            RegValueID = "";
        }
        strRegValueID(int bitval[emBitNum], std::string reg_value_id) {
            for (unsigned int i = 0; i < emBitNum; i++) {
                this->BitVal[i] = bitval[i];
            }
            this->RegValueID = reg_value_id;
        }
    };
    
    vpcl::bit_info* mBitInfoPtr[emBitNum];
    uint mTargetRegVal[emBitNum];
    strRegValueID mRegValueIDLib[emRegIDNum];
    
    void InitializeRegValueID();
    void CalcTargetRegVal(void);
    void IssueRegValueID();

    typedef void (Cadc_u2b_regif::* ptrRegValueIDFunc) (std::string);
    ptrRegValueIDFunc mNotifyRegValueIDAPI;
    virtual void NotifyRegValueID(const std::string reg_val_id) = 0;
#endif

public:
    Cadc_u2b_regif(std::string name, uint buswidth);
    ~Cadc_u2b_regif();

protected:
    vpcl::re_register *VCR        [96];
    vpcl::re_register *PWDVCR     ;
    vpcl::re_register *SGDIAGVCR  [3];
    vpcl::re_register *DR         [48];
    vpcl::re_register *PWDDR      ;
    vpcl::re_register *SGDIAGDR01 ;
    vpcl::re_register *SGDIAGDR2  ;
    vpcl::re_register *SGDIAGSRR  ;
    vpcl::re_register *DIR        [96];
    vpcl::re_register *PWDDIR     ;
    vpcl::re_register *SGDIAGDIR  [3];
    vpcl::re_register *SGSTCR     [5];
    vpcl::re_register *SGSTPCR    [5];
    vpcl::re_register *SGCR       [5];
    vpcl::re_register *SGVCPR     [5];
    vpcl::re_register *SGMCYCR    [5];
    vpcl::re_register *SGSR       [5];
    vpcl::re_register *ULLMSR     [5];
    vpcl::re_register *SGVCSP     [5];
    vpcl::re_register *SGVCEP     [5];
    vpcl::re_register *ADTSTCR    [5];
    vpcl::re_register *ADTENDCR   [5];
    vpcl::re_register *ADTIPR     [5];
    vpcl::re_register *ADTPRR     [5];
    vpcl::re_register *PWDCR      ;
    vpcl::re_register *PWDSGCR    ;
    vpcl::re_register *PWDSGSTCR  ;
    vpcl::re_register *PWDSGSR    ;
    vpcl::re_register *SGDIAGSTCR ;
    vpcl::re_register *SGDIAGSTPCR;
    vpcl::re_register *SGDIAGCR   ;
    vpcl::re_register *SGDIAGPCCR0;
    vpcl::re_register *SGDIAGPCCR1;
    vpcl::re_register *SGDIAGSR   ;
    vpcl::re_register *SGSTR      ;
    vpcl::re_register *ADHALTR    ;
    vpcl::re_register *ADCR1      ;
    vpcl::re_register *ADCR2      ;
    vpcl::re_register *SMPCR      ;
    vpcl::re_register *MPXCURCR   ;
    vpcl::re_register *MPXINTER   ;
    vpcl::re_register *MPXCURR1   ;
    vpcl::re_register *MPXCURR2   ;
    vpcl::re_register *MPXCMDR    ;
    vpcl::re_register *MPXOWR     ;
    vpcl::re_register *DFASENTSGER;
    vpcl::re_register *ADENDP     [5];
    vpcl::re_register *THSMPSTCR  ;
    vpcl::re_register *THSTPCR    ;
    vpcl::re_register *THCR       ;
    vpcl::re_register *THAHLDSTCR ;
    vpcl::re_register *THBHLDSTCR ;
    vpcl::re_register *THGSR      ;
    vpcl::re_register *THER       ;
    vpcl::re_register *THACR      ;
    vpcl::re_register *THBCR      ;
    vpcl::re_register *WAITTR     [8];
    vpcl::re_register *EMUCR      ;
    vpcl::re_register *ADTSTRP1   ;
    vpcl::re_register *TDCR       ;
    vpcl::re_register *ODCR       ;
    vpcl::re_register *IEDCR      ;
    vpcl::re_register *SFTCR      ;
    vpcl::re_register *TOCCR      ;
    vpcl::re_register *ULLMTBR    [3];
    vpcl::re_register *TOCER      ;
    vpcl::re_register *SYNCER     ;
    vpcl::re_register *ULER       ;
    vpcl::re_register *OWER       ;
    vpcl::re_register *PER        ;
    vpcl::re_register *IDER       ;
    vpcl::re_register *ECR        ;
    vpcl::re_register *STPDCR     [6];
    vpcl::re_register *VCULLMTBR  [8];
    vpcl::re_register *VCLMINTER1 ;
    vpcl::re_register *VCLMINTER2 ;
    vpcl::re_register *VCLMINTER3 ;
    vpcl::re_register *PWVCLMINTER;
    vpcl::re_register *SDVCLMINTER;
    vpcl::re_register *VCLMSR1    ;
    vpcl::re_register *VCLMSR2    ;
    vpcl::re_register *VCLMSR3    ;
    vpcl::re_register *PWVCLMSR   ;
    vpcl::re_register *SDVCLMSR   ;
    vpcl::re_register *SGULCR     [5];
    vpcl::re_register *SGDIAGULCR ;
    vpcl::re_register *VCLMSCR1   ;
    vpcl::re_register *VCLMSCR2   ;
    vpcl::re_register *VCLMSCR3   ;
    vpcl::re_register *PWVCLMSCR  ;
    vpcl::re_register *SDVCLMSCR  ;
    vpcl::re_register *SGULCCR    ;
    vpcl::re_register *VCLMASCR   ;
    vpcl::re_register *TRMCR      ;
    vpcl::re_register *ADTSTRA    ;
    vpcl::re_register *ADTSTRB    ;
    vpcl::re_register *ADTSTRC    ;
    vpcl::re_register *ADTSTRD    ;
    vpcl::re_register *SGTSEL     [5];

    #ifdef USR_CWR_SYSTEMC
    scml2::memory<REG_TYPE> cwmem;
    #endif


    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_VCR_GCTRL(RegCBstr str) = 0;
    virtual void cb_SGDIAGVCR_CNVCLS(RegCBstr str) = 0;
    virtual void cb_SGSTCR_SGST(RegCBstr str) = 0;
    virtual void cb_SGSTPCR_SGSTP(RegCBstr str) = 0;
    virtual void cb_SGCR_ADIE(RegCBstr str) = 0;
    virtual void cb_SGVCPR_VCSP(RegCBstr str) = 0;
    virtual void cb_SGMCYCR_MCYC(RegCBstr str) = 0;
    virtual void cb_SGVCSP_VCSP(RegCBstr str) = 0;
    virtual void cb_SGVCEP_VCEP(RegCBstr str) = 0;
    virtual void cb_ADTSTCR_ADTST(RegCBstr str) = 0;
    virtual void cb_ADTENDCR_ADTEND(RegCBstr str) = 0;
    virtual void cb_ADTIPR_ADTIP(RegCBstr str) = 0;
    virtual void cb_ADTPRR_ADTPR(RegCBstr str) = 0;
    virtual void cb_PWDCR_PWE(RegCBstr str) = 0;
    virtual void cb_PWDSGCR_TRGMD(RegCBstr str) = 0;
    virtual void cb_SGDIAGSTCR_SGST(RegCBstr str) = 0;
    virtual void cb_SGDIAGSTPCR_SGSTP(RegCBstr str) = 0;
    virtual void cb_SGDIAGCR_TRGMD(RegCBstr str) = 0;
    virtual void cb_SGDIAGPCCR0_SDPCE0(RegCBstr str) = 0;
    virtual void cb_SGDIAGPCCR1_SDPCE32(RegCBstr str) = 0;
    virtual void cb_ADHALTR_HALT(RegCBstr str) = 0;
    virtual void cb_ADCR1_SUSMTD(RegCBstr str) = 0;
    virtual void cb_ADCR2_DFMT(RegCBstr str) = 0;
    virtual void cb_SMPCR_SMPT(RegCBstr str) = 0;
    virtual void cb_MPXCURCR_MSKCFMT(RegCBstr str) = 0;
    virtual void cb_MPXINTER_ADMPXIE(RegCBstr str) = 0;
    virtual void cb_MPXCMDR_MPXCMD(RegCBstr str) = 0;
    virtual void cb_MPXOWR_MPXOW(RegCBstr str) = 0;
    virtual void cb_DFASENTSGER_ASENTSG0E(RegCBstr str) = 0;
    virtual void cb_ADENDP_ENDP(RegCBstr str) = 0;
    virtual void cb_THSMPSTCR_SMPST(RegCBstr str) = 0;
    virtual void cb_THSTPCR_THSTP(RegCBstr str) = 0;
    virtual void cb_THCR_ASMPMSK(RegCBstr str) = 0;
    virtual void cb_THAHLDSTCR_HLDST(RegCBstr str) = 0;
    virtual void cb_THBHLDSTCR_HLDST(RegCBstr str) = 0;
    virtual void cb_THGSR_TH0GS(RegCBstr str) = 0;
    virtual void cb_THER_TH0E(RegCBstr str) = 0;
    virtual void cb_THACR_SGS(RegCBstr str) = 0;
    virtual void cb_THBCR_SGS(RegCBstr str) = 0;
    virtual void cb_WAITTR_WAITTIME(RegCBstr str) = 0;
    virtual void cb_EMUCR_SVSDIS(RegCBstr str) = 0;
    virtual void cb_TDCR_TDLV(RegCBstr str) = 0;
    virtual void cb_ODCR_WADDE(RegCBstr str) = 0;
    virtual void cb_SFTCR_IDEIE(RegCBstr str) = 0;
    virtual void cb_TOCCR_TOCE(RegCBstr str) = 0;
    virtual void cb_TOCER_TOCESD(RegCBstr str) = 0;
    virtual void cb_ECR_IDEC(RegCBstr str) = 0;
    virtual void cb_STPDCR_SPDE(RegCBstr str) = 0;
    virtual void cb_VCULLMTBR_VCULMTB(RegCBstr str) = 0;
    virtual void cb_VCLMINTER1_ADUL00IE(RegCBstr str) = 0;
    virtual void cb_VCLMINTER2_ADUL32IE(RegCBstr str) = 0;
    virtual void cb_PWVCLMINTER_PWADULIE(RegCBstr str) = 0;
    virtual void cb_SDVCLMINTER_SDADULIE(RegCBstr str) = 0;
    virtual void cb_VCLMSCR1_VC00LMSC(RegCBstr str) = 0;
    virtual void cb_VCLMSCR2_VC32LMSC(RegCBstr str) = 0;
    virtual void cb_PWVCLMSCR_PWVCLMSC(RegCBstr str) = 0;
    virtual void cb_SDVCLMSCR_SDVC0LMSC(RegCBstr str) = 0;
    virtual void cb_SGULCCR_SGULCC(RegCBstr str) = 0;
    virtual void cb_VCLMASCR_ALLMSC(RegCBstr str) = 0;
    virtual void cb_SGTSEL_TxSEL0(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    bool mAPBAccessMode;
    bool mDumpBitInfo;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Cadc_u2b_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Cadc_u2b_regif::*) (RegCBstr)> > mRdCbAPI;
    std::map<std::string, std::map<std::string, void (Cadc_u2b_regif::*) (RegCBstr)> > mWrDbgCbAPI;
    std::map<std::string, std::map<std::string, void (Cadc_u2b_regif::*) (RegCBstr)> > mRdDbgCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;
    uint mFactorIndexADTSTCR[emNUM_ADTSTCR];
    uint mFactorIndexADTENDCR[emNUM_ADTENDCR];
    uint mFactorIndexADTIPR[emNUM_ADTIPR];
    uint mFactorIndexADTPRR[emNUM_ADTPRR];

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr, bool is_wr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip, bool is_data, uint acc_size);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef USR_CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    virtual void cw_set_callback_reg(scml2::reg<REG_TYPE> * reg, int offset);
    void cw_set_all_callback_reg(void);
    #endif

private:
    void _re_printf(const std::string msg_level, const char *format, ...);
};
#endif //__ADC_U2B_REG_DEF_H__
