

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'
================================================================
* Date:           Mon Aug 29 12:25:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.698 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'pixbuf_y_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2 = alloca i32 1"   --->   Operation 10 'alloca' 'pixbuf_y_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3 = alloca i32 1"   --->   Operation 11 'alloca' 'pixbuf_y_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4 = alloca i32 1"   --->   Operation 12 'alloca' 'pixbuf_y_val_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5 = alloca i32 1"   --->   Operation 13 'alloca' 'pixbuf_y_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln720_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln720"   --->   Operation 15 'read' 'zext_ln720_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln685_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln685"   --->   Operation 16 'read' 'select_ln685_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 17 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241026_lcssa1052_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_05241026_lcssa1052_i"   --->   Operation 18 'read' 'p_0_0_0_0_05241026_lcssa1052_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V"   --->   Operation 19 'read' 'pixbuf_y_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_17"   --->   Operation 20 'read' 'pixbuf_y_val_V_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_18_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_18"   --->   Operation 21 'read' 'pixbuf_y_val_V_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_19"   --->   Operation 22 'read' 'pixbuf_y_val_V_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln720_cast = zext i11 %zext_ln720_read"   --->   Operation 23 'zext' 'zext_ln720_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln685_cast = zext i3 %select_ln685_read"   --->   Operation 24 'zext' 'select_ln685_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_19_read, i8 %pixbuf_y_val_V_5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_18_read, i8 %pixbuf_y_val_V_4"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_17_read, i8 %pixbuf_y_val_V_3"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_05241026_lcssa1052_i_read, i8 %pixbuf_y_val_V_2"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 34 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln724 = zext i12 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 35 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln724 = trunc i12 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 36 'trunc' 'trunc_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.99ns)   --->   "%icmp_ln724 = icmp_eq  i12 %x_1, i12 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 37 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%x_2 = add i12 %x_1, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 38 'add' 'x_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %for.body37.split.i, void %for.inc476.i.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 39 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln727 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:727->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 40 'specpipeline' 'specpipeline_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln700 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 41 'specloopname' 'specloopname_ln700' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.54ns)   --->   "%out_x = sub i13 %zext_ln724, i13 %select_ln685_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 42 'sub' 'out_x' <Predicate = (!icmp_ln724)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%odd_col = trunc i13 %out_x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 43 'trunc' 'odd_col' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln732 = icmp_ult  i12 %x_1, i12 %zext_ln720_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:732->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 44 'icmp' 'icmp_ln732' <Predicate = (!icmp_ln724)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln732 = br i1 %icmp_ln732, void %for.body144.i_ifconv, void %for.body50.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:732->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 45 'br' 'br_ln732' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.99ns)   --->   "%cmp150_i = icmp_eq  i12 %x_1, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 46 'icmp' 'cmp150_i' <Predicate = (!icmp_ln724)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %out_x, i32 12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln877 = br i1 %tmp, void %if.then468.i, void %for.inc473.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 48 'br' 'br_ln877' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln879 = br i1 %p_read_1, void %if.else470.i, void %if.then469.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:879->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 49 'br' 'br_ln879' <Predicate = (!icmp_ln724 & !tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln883 = br void %for.inc473.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:883->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 50 'br' 'br_ln883' <Predicate = (!icmp_ln724 & !tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln724 = store i12 %x_2, i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 51 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01031_i_out_load = load i8 %p_0_1_0_0_01031_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 52 'load' 'p_0_1_0_0_01031_i_out_load' <Predicate = (!icmp_ln724 & icmp_ln732 & trunc_ln724)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01035_i_out_load = load i8 %p_0_1_0_0_01035_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 53 'load' 'p_0_1_0_0_01035_i_out_load' <Predicate = (!icmp_ln724 & icmp_ln732 & !trunc_ln724)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.05ns)   --->   "%stream_in_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_in" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'stream_in_read' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %stream_in_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_in_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_6' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.24ns)   --->   "%select_ln746 = select i1 %trunc_ln724, i8 %trunc_ln145_5, i8 %p_0_1_0_0_01035_i_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 58 'select' 'select_ln746' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.24ns)   --->   "%select_ln746_1 = select i1 %trunc_ln724, i8 %p_0_1_0_0_01031_i_out_load, i8 %trunc_ln145_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 59 'select' 'select_ln746_1' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln746 = store i8 %select_ln746, i8 %p_0_1_0_0_01035_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 60 'store' 'store_ln746' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln746 = store i8 %select_ln746_1, i8 %p_0_1_0_0_01031_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:746->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 61 'store' 'store_ln746' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln145 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'store' 'store_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %trunc_ln145_6, i8 %p_0_2_0_0_01025_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'store' 'store_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %trunc_ln145_5, i8 %p_0_1_0_0_01023_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'store' 'store_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %trunc_ln145, i8 %p_0_0_0_0_05241021_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'store' 'store_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body144.i_ifconv"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6 = load i8 %pixbuf_y_val_V_3"   --->   Operation 67 'load' 'pixbuf_y_val_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_7 = load i8 %pixbuf_y_val_V_4"   --->   Operation 68 'load' 'pixbuf_y_val_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_8 = load i8 %pixbuf_y_val_V_5"   --->   Operation 69 'load' 'pixbuf_y_val_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_out3_load = load i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 71 'load' 'p_out3_load' <Predicate = (!icmp_ln724 & !trunc_ln724 & !cmp150_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_out2_load = load i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 72 'load' 'p_out2_load' <Predicate = (!icmp_ln724 & !trunc_ln724 & !cmp150_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_out1_load = load i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 73 'load' 'p_out1_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_out_load = load i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 74 'load' 'p_out_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0516_21072_i_out_load = load i8 %p_0_0_0_0_0516_21072_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 75 'load' 'p_0_0_0_0_0516_21072_i_out_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21075_i_out_load = load i8 %p_0_0_0_0_0_21075_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 76 'load' 'p_0_0_0_0_0_21075_i_out_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_9 = load i8 %pixbuf_y_val_V_2"   --->   Operation 77 'load' 'pixbuf_y_val_V_9' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01031_i_out_load_1 = load i8 %p_0_1_0_0_01031_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 78 'load' 'p_0_1_0_0_01031_i_out_load_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01035_i_out_load_1 = load i8 %p_0_1_0_0_01035_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 79 'load' 'p_0_1_0_0_01035_i_out_load_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln814)   --->   "%select_ln792 = select i1 %trunc_ln724, i8 %p_0_1_0_0_01035_i_out_load_1, i8 %p_0_0_0_0_0_21075_i_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 80 'select' 'select_ln792' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln814_1)   --->   "%select_ln792_1 = select i1 %trunc_ln724, i8 %p_0_1_0_0_01031_i_out_load_1, i8 %p_0_0_0_0_0516_21072_i_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 81 'select' 'select_ln792_1' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lhs_1)   --->   "%select_ln792_2 = select i1 %trunc_ln724, i8 %p_0_0_0_0_0_21075_i_out_load, i8 %p_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 82 'select' 'select_ln792_2' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln792_3 = select i1 %trunc_ln724, i8 %p_0_0_0_0_0516_21072_i_out_load, i8 %p_out1_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 83 'select' 'select_ln792_3' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node rhs_1)   --->   "%select_ln792_4 = select i1 %trunc_ln724, i8 %p_out_load, i8 %p_out2_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 84 'select' 'select_ln792_4' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node rhs)   --->   "%select_ln792_5 = select i1 %trunc_ln724, i8 %p_out1_load, i8 %p_out3_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:792->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 85 'select' 'select_ln792_5' <Predicate = (!icmp_ln724 & !cmp150_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln814 = select i1 %cmp150_i, i8 %p_0_1_0_0_01035_i_out_load_1, i8 %select_ln792" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 86 'select' 'select_ln814' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln814_1 = select i1 %cmp150_i, i8 %p_0_1_0_0_01031_i_out_load_1, i8 %select_ln792_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 87 'select' 'select_ln814_1' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%lhs_1 = select i1 %cmp150_i, i8 %p_0_1_0_0_01035_i_out_load_1, i8 %select_ln792_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 88 'select' 'lhs_1' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.24ns) (out node of the LUT)   --->   "%lhs = select i1 %cmp150_i, i8 %p_0_1_0_0_01031_i_out_load_1, i8 %select_ln792_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 89 'select' 'lhs' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.24ns) (out node of the LUT)   --->   "%rhs_1 = select i1 %cmp150_i, i8 %p_0_1_0_0_01035_i_out_load_1, i8 %select_ln792_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 90 'select' 'rhs_1' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.24ns) (out node of the LUT)   --->   "%rhs = select i1 %cmp150_i, i8 %p_0_1_0_0_01031_i_out_load_1, i8 %select_ln792_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 91 'select' 'rhs' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241021_i_out_load = load i8 %p_0_0_0_0_05241021_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'load' 'p_0_0_0_0_05241021_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01023_i_out_load = load i8 %p_0_1_0_0_01023_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'load' 'p_0_1_0_0_01023_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01025_i_out_load = load i8 %p_0_2_0_0_01025_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'load' 'p_0_2_0_0_01025_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_01025_i_out_load, i8 %p_0_1_0_0_01023_i_out_load, i8 %p_0_0_0_0_05241021_i_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_in_hresampled, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln880 = br void %if.end471.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:880->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 97 'br' 'br_ln880' <Predicate = (!icmp_ln724 & !tmp & p_read_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1_load_1 = load i8 %pixbuf_y_val_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 98 'load' 'pixbuf_y_val_V_1_load_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_1_load_1, i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 99 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_8, i8 %pixbuf_y_val_V_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 100 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_7, i8 %pixbuf_y_val_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 101 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_9, i8 %pixbuf_y_val_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 102 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %select_ln814, i8 %p_0_0_0_0_0_21075_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 103 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %select_ln814_1, i8 %p_0_0_0_0_0516_21072_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 104 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %lhs_1, i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 105 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %lhs, i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 106 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs_1, i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 107 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs, i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 108 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %lhs"   --->   Operation 109 'zext' 'zext_ln232' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %rhs"   --->   Operation 110 'zext' 'zext_ln232_1' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541 = add i9 %zext_ln232_1, i9 1"   --->   Operation 111 'add' 'add_ln1541' <Predicate = (odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%ret_V = add i9 %add_ln1541, i9 %zext_ln232"   --->   Operation 112 'add' 'ret_V' <Predicate = (odd_col)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret_V, i32 1, i32 8"   --->   Operation 113 'partselect' 'trunc_ln2' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i8 %lhs_1"   --->   Operation 114 'zext' 'zext_ln232_2' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i8 %rhs_1"   --->   Operation 115 'zext' 'zext_ln232_3' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_2 = add i9 %zext_ln232_3, i9 1"   --->   Operation 116 'add' 'add_ln1541_2' <Predicate = (odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i9 %add_ln1541_2, i9 %zext_ln232_2"   --->   Operation 117 'add' 'ret_V_1' <Predicate = (odd_col)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln232_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret_V_1, i32 1, i32 8"   --->   Operation 118 'partselect' 'trunc_ln232_1' <Predicate = (odd_col)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_21_out_load = load i8 %pixbuf_y_val_V_21_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'load' 'pixbuf_y_val_V_21_out_load' <Predicate = (!tmp & !p_read_1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_6, i8 %pixbuf_y_val_V_21_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 120 'store' 'store_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln724 = br void %for.body37.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 121 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1_load = load i8 %pixbuf_y_val_V_1"   --->   Operation 127 'load' 'pixbuf_y_val_V_1_load' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_8, i8 %pixbuf_y_val_V_24_out"   --->   Operation 128 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_7, i8 %pixbuf_y_val_V_23_out"   --->   Operation 129 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_6, i8 %pixbuf_y_val_V_22_out"   --->   Operation 130 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_val_V_20_out, i8 %pixbuf_y_val_V_1_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 122 [1/1] (1.24ns)   --->   "%select_ln688 = select i1 %odd_col, i8 %trunc_ln232_1, i8 %rhs_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 122 'select' 'select_ln688' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.24ns)   --->   "%select_ln688_1 = select i1 %odd_col, i8 %trunc_ln2, i8 %rhs" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 123 'select' 'select_ln688_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln688, i8 %select_ln688_1, i8 %pixbuf_y_val_V_21_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'bitconcatenate' 'p_s' <Predicate = (!tmp & !p_read_1)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_in_hresampled, i24 %p_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!tmp & !p_read_1)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end471.i"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!tmp & !p_read_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixbuf_y_val_V_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_05241026_lcssa1052_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln685]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln720]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_in_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_24_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_23_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_21_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pixbuf_y_val_V_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0_21075_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0516_21072_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01035_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01031_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_01025_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01023_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_05241021_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                   (alloca           ) [ 010000]
pixbuf_y_val_V_1                    (alloca           ) [ 011110]
pixbuf_y_val_V_2                    (alloca           ) [ 011100]
pixbuf_y_val_V_3                    (alloca           ) [ 011100]
pixbuf_y_val_V_4                    (alloca           ) [ 011100]
pixbuf_y_val_V_5                    (alloca           ) [ 011100]
p_read_1                            (read             ) [ 011111]
zext_ln720_read                     (read             ) [ 000000]
select_ln685_read                   (read             ) [ 000000]
loopWidth_read                      (read             ) [ 000000]
p_0_0_0_0_05241026_lcssa1052_i_read (read             ) [ 000000]
pixbuf_y_val_V_read                 (read             ) [ 000000]
pixbuf_y_val_V_17_read              (read             ) [ 000000]
pixbuf_y_val_V_18_read              (read             ) [ 000000]
pixbuf_y_val_V_19_read              (read             ) [ 000000]
zext_ln720_cast                     (zext             ) [ 000000]
select_ln685_cast                   (zext             ) [ 000000]
specinterface_ln0                   (specinterface    ) [ 000000]
specinterface_ln0                   (specinterface    ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
br_ln0                              (br               ) [ 000000]
x_1                                 (load             ) [ 000000]
zext_ln724                          (zext             ) [ 000000]
trunc_ln724                         (trunc            ) [ 011100]
icmp_ln724                          (icmp             ) [ 011110]
x_2                                 (add              ) [ 000000]
br_ln724                            (br               ) [ 000000]
specpipeline_ln727                  (specpipeline     ) [ 000000]
specloopname_ln700                  (specloopname     ) [ 000000]
out_x                               (sub              ) [ 000000]
odd_col                             (trunc            ) [ 011111]
icmp_ln732                          (icmp             ) [ 011000]
br_ln732                            (br               ) [ 000000]
cmp150_i                            (icmp             ) [ 011100]
tmp                                 (bitselect        ) [ 011111]
br_ln877                            (br               ) [ 000000]
br_ln879                            (br               ) [ 000000]
br_ln883                            (br               ) [ 000000]
store_ln724                         (store            ) [ 000000]
p_0_1_0_0_01031_i_out_load          (load             ) [ 000000]
p_0_1_0_0_01035_i_out_load          (load             ) [ 000000]
stream_in_read                      (read             ) [ 000000]
trunc_ln145                         (trunc            ) [ 000000]
trunc_ln145_5                       (partselect       ) [ 000000]
trunc_ln145_6                       (partselect       ) [ 000000]
select_ln746                        (select           ) [ 000000]
select_ln746_1                      (select           ) [ 000000]
store_ln746                         (store            ) [ 000000]
store_ln746                         (store            ) [ 000000]
store_ln145                         (store            ) [ 000000]
store_ln145                         (store            ) [ 000000]
store_ln145                         (store            ) [ 000000]
store_ln145                         (store            ) [ 000000]
br_ln0                              (br               ) [ 000000]
pixbuf_y_val_V_6                    (load             ) [ 010010]
pixbuf_y_val_V_7                    (load             ) [ 010010]
pixbuf_y_val_V_8                    (load             ) [ 010010]
speclooptripcount_ln0               (speclooptripcount) [ 000000]
p_out3_load                         (load             ) [ 000000]
p_out2_load                         (load             ) [ 000000]
p_out1_load                         (load             ) [ 000000]
p_out_load                          (load             ) [ 000000]
p_0_0_0_0_0516_21072_i_out_load     (load             ) [ 000000]
p_0_0_0_0_0_21075_i_out_load        (load             ) [ 000000]
pixbuf_y_val_V_9                    (load             ) [ 000000]
p_0_1_0_0_01031_i_out_load_1        (load             ) [ 000000]
p_0_1_0_0_01035_i_out_load_1        (load             ) [ 000000]
select_ln792                        (select           ) [ 000000]
select_ln792_1                      (select           ) [ 000000]
select_ln792_2                      (select           ) [ 000000]
select_ln792_3                      (select           ) [ 000000]
select_ln792_4                      (select           ) [ 000000]
select_ln792_5                      (select           ) [ 000000]
select_ln814                        (select           ) [ 000000]
select_ln814_1                      (select           ) [ 000000]
lhs_1                               (select           ) [ 010010]
lhs                                 (select           ) [ 010010]
rhs_1                               (select           ) [ 010011]
rhs                                 (select           ) [ 010011]
p_0_0_0_0_05241021_i_out_load       (load             ) [ 000000]
p_0_1_0_0_01023_i_out_load          (load             ) [ 000000]
p_0_2_0_0_01025_i_out_load          (load             ) [ 000000]
p_0                                 (bitconcatenate   ) [ 000000]
write_ln174                         (write            ) [ 000000]
br_ln880                            (br               ) [ 000000]
pixbuf_y_val_V_1_load_1             (load             ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
store_ln724                         (store            ) [ 000000]
zext_ln232                          (zext             ) [ 000000]
zext_ln232_1                        (zext             ) [ 000000]
add_ln1541                          (add              ) [ 000000]
ret_V                               (add              ) [ 000000]
trunc_ln2                           (partselect       ) [ 010001]
zext_ln232_2                        (zext             ) [ 000000]
zext_ln232_3                        (zext             ) [ 000000]
add_ln1541_2                        (add              ) [ 000000]
ret_V_1                             (add              ) [ 000000]
trunc_ln232_1                       (partselect       ) [ 010001]
pixbuf_y_val_V_21_out_load          (load             ) [ 010001]
store_ln724                         (store            ) [ 000000]
br_ln724                            (br               ) [ 000000]
select_ln688                        (select           ) [ 000000]
select_ln688_1                      (select           ) [ 000000]
p_s                                 (bitconcatenate   ) [ 000000]
write_ln174                         (write            ) [ 000000]
br_ln0                              (br               ) [ 000000]
pixbuf_y_val_V_1_load               (load             ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
store_ln0                           (store            ) [ 000000]
write_ln0                           (write            ) [ 000000]
ret_ln0                             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixbuf_y_val_V_19">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_19"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixbuf_y_val_V_18">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_18"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixbuf_y_val_V_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixbuf_y_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_0_0_0_0_05241026_lcssa1052_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05241026_lcssa1052_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="loopWidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="select_ln685">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln685"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln720">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln720"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_hresampled">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pixbuf_y_val_V_24_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_24_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pixbuf_y_val_V_23_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_23_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pixbuf_y_val_V_22_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_22_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pixbuf_y_val_V_21_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_21_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pixbuf_y_val_V_20_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_20_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_0_0_0_0_0_21075_i_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_21075_i_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_0_0_0_0_0516_21072_i_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0516_21072_i_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_out1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_out2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_out3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_0_1_0_0_01035_i_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01035_i_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_0_1_0_0_01031_i_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01031_i_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_0_2_0_0_01025_i_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_01025_i_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_0_1_0_0_01023_i_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01023_i_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_0_0_0_0_05241021_i_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05241021_i_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="x_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pixbuf_y_val_V_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixbuf_y_val_V_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pixbuf_y_val_V_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pixbuf_y_val_V_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pixbuf_y_val_V_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln720_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln720_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln685_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln685_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="loopWidth_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_0_0_0_0_05241026_lcssa1052_i_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_05241026_lcssa1052_i_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pixbuf_y_val_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="pixbuf_y_val_V_17_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_17_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pixbuf_y_val_V_18_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_18_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="pixbuf_y_val_V_19_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_19_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="stream_in_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_in_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="0" index="2" bw="24" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln0_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln720_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln685_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln685_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="x_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln724_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln724_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln724/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln724_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln724/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="x_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="out_x_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="odd_col_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="odd_col/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln732_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln732/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="cmp150_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp150_i/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln724_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_0_1_0_0_01031_i_out_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01031_i_out_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_0_1_0_0_01035_i_out_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01035_i_out_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln145_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln145_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="24" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_5/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln145_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_6/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln746_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln746/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln746_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln746_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln746_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln746/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln746_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln746/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln145_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="1"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln145_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln145_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln145_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="pixbuf_y_val_V_6_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_6/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="pixbuf_y_val_V_7_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_7/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="pixbuf_y_val_V_8_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_8/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_out3_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out3_load/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_out2_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out2_load/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_out1_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out1_load/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_out_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out_load/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_0_0_0_0_0516_21072_i_out_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0516_21072_i_out_load/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_0_0_0_0_0_21075_i_out_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21075_i_out_load/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="pixbuf_y_val_V_9_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="2"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_9/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_0_1_0_0_01031_i_out_load_1_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01031_i_out_load_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_0_1_0_0_01035_i_out_load_1_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01035_i_out_load_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln792_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln792_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792_1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln792_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="2"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792_2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln792_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln792_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="2"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792_4/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln792_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="2"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="0" index="2" bw="8" slack="0"/>
<pin id="478" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln792_5/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln814_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="8" slack="0"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln814/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln814_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="2"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln814_1/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="lhs_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="lhs_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="2"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="rhs_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="rhs_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_0_0_0_0_05241021_i_out_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05241021_i_out_load/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_0_1_0_0_01023_i_out_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01023_i_out_load/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_0_2_0_0_01025_i_out_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_01025_i_out_load/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_0_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="0" index="3" bw="8" slack="0"/>
<pin id="540" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="pixbuf_y_val_V_1_load_1_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="2"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_1_load_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln724_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="2"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln724_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln724_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="2"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln724_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="2"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln724_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln724_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln724_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln724_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln724_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="store_ln724_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln232_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln232_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln1541_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="ret_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="9" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="0" index="3" bw="5" slack="0"/>
<pin id="628" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln232_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln232_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_3/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1541_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_2/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="ret_V_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln232_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="9" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="0" index="3" bw="5" slack="0"/>
<pin id="656" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln232_1/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="pixbuf_y_val_V_21_out_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_21_out_load/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln724_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln688_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="4"/>
<pin id="672" dir="0" index="1" bw="8" slack="1"/>
<pin id="673" dir="0" index="2" bw="8" slack="2"/>
<pin id="674" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln688/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln688_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="4"/>
<pin id="677" dir="0" index="1" bw="8" slack="1"/>
<pin id="678" dir="0" index="2" bw="8" slack="2"/>
<pin id="679" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln688_1/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_s_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="24" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="8" slack="0"/>
<pin id="684" dir="0" index="3" bw="8" slack="1"/>
<pin id="685" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="pixbuf_y_val_V_1_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="3"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_1_load/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln0_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln0_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln0_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="709" class="1005" name="x_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="0"/>
<pin id="711" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="716" class="1005" name="pixbuf_y_val_V_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="pixbuf_y_val_V_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="pixbuf_y_val_V_3_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="pixbuf_y_val_V_4_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_4 "/>
</bind>
</comp>

<comp id="745" class="1005" name="pixbuf_y_val_V_5_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_5 "/>
</bind>
</comp>

<comp id="752" class="1005" name="p_read_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="2"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="trunc_ln724_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln724 "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln724_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln724 "/>
</bind>
</comp>

<comp id="772" class="1005" name="odd_col_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="3"/>
<pin id="774" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="odd_col "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln732_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln732 "/>
</bind>
</comp>

<comp id="782" class="1005" name="cmp150_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp150_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="2"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="796" class="1005" name="pixbuf_y_val_V_6_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_6 "/>
</bind>
</comp>

<comp id="802" class="1005" name="pixbuf_y_val_V_7_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_7 "/>
</bind>
</comp>

<comp id="807" class="1005" name="pixbuf_y_val_V_8_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_8 "/>
</bind>
</comp>

<comp id="812" class="1005" name="lhs_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="lhs_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="1"/>
<pin id="819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="822" class="1005" name="rhs_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="rhs_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="trunc_ln232_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln232_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="pixbuf_y_val_V_21_out_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_21_out_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="112" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="118" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="150" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="156" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="192" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="186" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="180" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="168" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="174" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="256" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="162" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="259" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="222" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="256" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="218" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="256" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="78" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="279" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="88" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="273" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="198" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="92" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="198" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="96" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="198" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="98" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="100" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="326" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="318" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="314" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="326" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="346" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="353" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="322" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="336" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="326" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="322" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="424" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="431" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="420" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="424" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="416" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="420" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="412" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="416" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="408" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="412" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="404" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="435" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="439" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="431" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="446" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="435" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="453" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="431" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="460" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="435" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="467" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="431" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="474" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="52" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="50" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="110" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="527" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="523" pin="1"/><net_sink comp="535" pin=3"/></net>

<net id="545"><net_src comp="535" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="401" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="398" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="428" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="481" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="488" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="34" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="495" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="36" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="502" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="38" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="509" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="40" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="516" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="114" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="605" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="116" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="94" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="114" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="116" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="94" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="28" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="686"><net_src comp="110" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="670" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="675" pin="3"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="680" pin="4"/><net_sink comp="204" pin=2"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="698"><net_src comp="22" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="24" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="26" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="120" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="719"><net_src comp="124" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="727"><net_src comp="128" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="734"><net_src comp="132" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="741"><net_src comp="136" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="748"><net_src comp="140" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="755"><net_src comp="144" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="263" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="767"><net_src comp="756" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="771"><net_src comp="267" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="285" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="781"><net_src comp="289" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="295" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="795"><net_src comp="301" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="395" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="805"><net_src comp="398" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="810"><net_src comp="401" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="815"><net_src comp="495" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="820"><net_src comp="502" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="825"><net_src comp="509" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="831"><net_src comp="516" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="837"><net_src comp="623" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="842"><net_src comp="651" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="847"><net_src comp="661" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="680" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_hresampled | {3 5 }
	Port: pixbuf_y_val_V_24_out | {4 }
	Port: pixbuf_y_val_V_23_out | {4 }
	Port: pixbuf_y_val_V_22_out | {4 }
	Port: pixbuf_y_val_V_21_out | {4 }
	Port: pixbuf_y_val_V_20_out | {4 }
	Port: p_0_0_0_0_0_21075_i_out | {3 }
	Port: p_0_0_0_0_0516_21072_i_out | {3 }
	Port: p_out | {3 }
	Port: p_out1 | {3 }
	Port: p_out2 | {3 }
	Port: p_out3 | {3 }
	Port: p_0_1_0_0_01035_i_out | {2 }
	Port: p_0_1_0_0_01031_i_out | {2 }
	Port: p_0_2_0_0_01025_i_out | {2 }
	Port: p_0_1_0_0_01023_i_out | {2 }
	Port: p_0_0_0_0_05241021_i_out | {2 }
 - Input state : 
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_19 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_18 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_17 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_05241026_lcssa1052_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : loopWidth | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : select_ln685 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : zext_ln720 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : stream_in | {2 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_read | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_21_out | {4 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_0_21075_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_0516_21072_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_out1 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_out2 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_out3 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01035_i_out | {2 3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01031_i_out | {2 3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_2_0_0_01025_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01023_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_05241021_i_out | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		zext_ln724 : 2
		trunc_ln724 : 2
		icmp_ln724 : 2
		x_2 : 2
		br_ln724 : 3
		out_x : 3
		odd_col : 4
		icmp_ln732 : 1
		br_ln732 : 2
		cmp150_i : 2
		tmp : 4
		br_ln877 : 5
		store_ln724 : 3
	State 2
		select_ln746 : 1
		select_ln746_1 : 1
		store_ln746 : 2
		store_ln746 : 2
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
	State 3
		select_ln792 : 1
		select_ln792_1 : 1
		select_ln792_2 : 1
		select_ln792_3 : 1
		select_ln792_4 : 1
		select_ln792_5 : 1
		select_ln814 : 2
		select_ln814_1 : 2
		lhs_1 : 2
		lhs : 2
		rhs_1 : 2
		rhs : 2
		p_0 : 1
		write_ln174 : 2
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 3
		store_ln724 : 3
		store_ln724 : 3
		store_ln724 : 3
		store_ln724 : 3
		store_ln724 : 3
	State 4
		add_ln1541 : 1
		ret_V : 2
		trunc_ln2 : 3
		add_ln1541_2 : 1
		ret_V_1 : 2
		trunc_ln232_1 : 3
		write_ln0 : 1
	State 5
		p_s : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|          |               select_ln746_fu_346               |    0    |    8    |
|          |              select_ln746_1_fu_353              |    0    |    8    |
|          |               select_ln792_fu_439               |    0    |    8    |
|          |              select_ln792_1_fu_446              |    0    |    8    |
|          |              select_ln792_2_fu_453              |    0    |    8    |
|          |              select_ln792_3_fu_460              |    0    |    8    |
|          |              select_ln792_4_fu_467              |    0    |    8    |
|  select  |              select_ln792_5_fu_474              |    0    |    8    |
|          |               select_ln814_fu_481               |    0    |    8    |
|          |              select_ln814_1_fu_488              |    0    |    8    |
|          |                   lhs_1_fu_495                  |    0    |    8    |
|          |                    lhs_fu_502                   |    0    |    8    |
|          |                   rhs_1_fu_509                  |    0    |    8    |
|          |                    rhs_fu_516                   |    0    |    8    |
|          |               select_ln688_fu_670               |    0    |    8    |
|          |              select_ln688_1_fu_675              |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|          |                    x_2_fu_273                   |    0    |    12   |
|          |                add_ln1541_fu_611                |    0    |    8    |
|    add   |                   ret_V_fu_617                  |    0    |    9    |
|          |               add_ln1541_2_fu_639               |    0    |    8    |
|          |                  ret_V_1_fu_645                 |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|
|          |                icmp_ln724_fu_267                |    0    |    12   |
|   icmp   |                icmp_ln732_fu_289                |    0    |    12   |
|          |                 cmp150_i_fu_295                 |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                   out_x_fu_279                  |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|          |               p_read_1_read_fu_144              |    0    |    0    |
|          |           zext_ln720_read_read_fu_150           |    0    |    0    |
|          |          select_ln685_read_read_fu_156          |    0    |    0    |
|          |            loopWidth_read_read_fu_162           |    0    |    0    |
|   read   | p_0_0_0_0_05241026_lcssa1052_i_read_read_fu_168 |    0    |    0    |
|          |         pixbuf_y_val_V_read_read_fu_174         |    0    |    0    |
|          |        pixbuf_y_val_V_17_read_read_fu_180       |    0    |    0    |
|          |        pixbuf_y_val_V_18_read_read_fu_186       |    0    |    0    |
|          |        pixbuf_y_val_V_19_read_read_fu_192       |    0    |    0    |
|          |            stream_in_read_read_fu_198           |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_204                |    0    |    0    |
|          |              write_ln0_write_fu_211             |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              zext_ln720_cast_fu_218             |    0    |    0    |
|          |             select_ln685_cast_fu_222            |    0    |    0    |
|          |                zext_ln724_fu_259                |    0    |    0    |
|   zext   |                zext_ln232_fu_605                |    0    |    0    |
|          |               zext_ln232_1_fu_608               |    0    |    0    |
|          |               zext_ln232_2_fu_633               |    0    |    0    |
|          |               zext_ln232_3_fu_636               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                trunc_ln724_fu_263               |    0    |    0    |
|   trunc  |                  odd_col_fu_285                 |    0    |    0    |
|          |                trunc_ln145_fu_322               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_301                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               trunc_ln145_5_fu_326              |    0    |    0    |
|partselect|               trunc_ln145_6_fu_336              |    0    |    0    |
|          |                 trunc_ln2_fu_623                |    0    |    0    |
|          |               trunc_ln232_1_fu_651              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|bitconcatenate|                    p_0_fu_535                   |    0    |    0    |
|          |                    p_s_fu_680                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   222   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         cmp150_i_reg_782         |    1   |
|        icmp_ln724_reg_768        |    1   |
|        icmp_ln732_reg_778        |    1   |
|           lhs_1_reg_812          |    8   |
|            lhs_reg_817           |    8   |
|          odd_col_reg_772         |    1   |
|         p_read_1_reg_752         |    1   |
|     pixbuf_y_val_V_1_reg_716     |    8   |
|pixbuf_y_val_V_21_out_load_reg_844|    8   |
|     pixbuf_y_val_V_2_reg_724     |    8   |
|     pixbuf_y_val_V_3_reg_731     |    8   |
|     pixbuf_y_val_V_4_reg_738     |    8   |
|     pixbuf_y_val_V_5_reg_745     |    8   |
|     pixbuf_y_val_V_6_reg_796     |    8   |
|     pixbuf_y_val_V_7_reg_802     |    8   |
|     pixbuf_y_val_V_8_reg_807     |    8   |
|           rhs_1_reg_822          |    8   |
|            rhs_reg_828           |    8   |
|            tmp_reg_792           |    1   |
|       trunc_ln232_1_reg_839      |    8   |
|         trunc_ln2_reg_834        |    8   |
|        trunc_ln724_reg_756       |    1   |
|             x_reg_709            |   12   |
+----------------------------------+--------+
|               Total              |   139  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_204 |  p2  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   139  |   231  |
+-----------+--------+--------+--------+
