# AES-UVM-Based-Verification
AES-UVM-Based Verification of the AES-Verilog  design using UVM (agent, driver, monitor, scoreboard, sequences, tests). A Python golden model validates outputs, achieving 100% functional coverage with randomized seeds.
