# 2. Course Structure

<details>
  <summary> Prologue: 2. Course Structure </summary>


<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_5.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_6.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_7.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_8.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_9.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_10.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/2_Course-Structure_11.png" width="90%" > 
</p> 

</details>

---

[Previous](./1_Introduction.md) | [Next](./3_Introduction.md)