--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.391 ns
From           : GPIO[21]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.758 ns
From           : Rx_control_0[0]
To             : DEBUG_LED2
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 13.475 ns
From           : MCLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.634 ns
From           : MDOUT
To             : q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -2.262 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 43.30 MHz ( period = 23.095 ns )
From           : frequency[4]
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 113

Type           : Clock Setup: 'SPI_SCK'
Slack          : 15.082 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 173.88 MHz ( period = 5.751 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.565 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 234.30 MHz ( period = 4.268 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 32.752 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 62.99 MHz ( period = 15.876 ns )
From           : LessThan3~162_OTERM123
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 33.327 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 74.93 MHz ( period = 13.346 ns )
From           : LessThan3~162_OTERM123
To             : SPI:Alex_SPI_Tx|data_count[3]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -2.148 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : I2SAudioOut:I2SIQO|data[0]
To             : I2SAudioOut:I2SIQO|data[0]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 22

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -0.766 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : I2SAudioOut:I2SIQO|data[0]
To             : I2SAudioOut:I2SIQO|data[0]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 22

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : 0.499 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : I2SAudioOut:I2SIQO|data[0]
To             : I2SAudioOut:I2SIQO|data[0]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 0.902 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 157

--------------------------------------------------------------------------------------

