--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.164 ns
From           : TapDelaySelect[1]
To             : CL_TOP:inst|CL_DFF_16:inst|lpm_ff:lpm_ff_component|dffs[11]
From Clock     : --
To Clock       : master_clock0
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.221 ns
From           : adcin[77]
To             : CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[77]
From Clock     : --
To Clock       : master_clock0
Failed Paths   : 0

Type           : Clock Setup: 'CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0'
Slack          : 2.058 ns
Required Time  : 31.25 MHz ( period = 32.000 ns )
Actual Time    : N/A
From           : CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[13]
To             : CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1]
From Clock     : altpll00:inst82|altpll:altpll_component|_clk0
To Clock       : CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altpll00:inst82|altpll:altpll_component|_clk0'
Slack          : 2.996 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 199.84 MHz ( period = 5.004 ns )
From           : CL_TOP:inst|CL_Block:inst7|CL_DFF_16:inst|lpm_ff:lpm_ff_component|dffs[1]
To             : CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|ram_block3a1~porta_datain_reg0
From Clock     : altpll00:inst82|altpll:altpll_component|_clk0
To Clock       : altpll00:inst82|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0]'
Slack          : 19.419 ns
Required Time  : 250.00 MHz ( period = 4.000 ns )
Actual Time    : N/A
From           : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[4]
To             : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg
From Clock     : CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0
To Clock       : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0]
Failed Paths   : 0

Type           : Clock Hold: 'CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0'
Slack          : 0.744 ns
Required Time  : 31.25 MHz ( period = 32.000 ns )
Actual Time    : N/A
From           : CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[1]
To             : CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[1]
From Clock     : CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0
To Clock       : CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll00:inst82|altpll:altpll_component|_clk0'
Slack          : 0.744 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6]
To             : CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6]
From Clock     : altpll00:inst82|altpll:altpll_component|_clk0
To Clock       : altpll00:inst82|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0]'
Slack          : 10.067 ns
Required Time  : 250.00 MHz ( period = 4.000 ns )
Actual Time    : N/A
From           : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[2]
To             : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg
From Clock     : CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0
To Clock       : CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0]
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

