<stg><name>Autocorrelation</name>


<trans_list>

<trans id="551" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="16" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="21" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %smax = alloca i32 1

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %store_ln39 = store i8 0, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %store_ln41 = store i16 0, i16 %smax

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln49 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %k_5 = load i8 %k

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:1 %icmp_ln49 = icmp_eq  i8 %k_5, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:2 %add_ln49 = add i8 %k_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln49 = br i1 %icmp_ln49, void %for.body.split_ifconv, void %for.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:1 %zext_ln49 = zext i8 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:4 %indata_addr = getelementptr i16 %indata, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:5 %indata_load_9 = load i8 %indata_addr

]]></Node>
<StgValue><ssdm name="indata_load_9"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:13 %store_ln39 = store i8 %add_ln49, i8 %k

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end_ifconv:0 %smax_load = load i16 %smax

]]></Node>
<StgValue><ssdm name="smax_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:2 %icmp_ln57 = icmp_eq  i16 %smax_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end_ifconv:3 %a_assign_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %smax_load, i16 0

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:4 %icmp_ln107 = icmp_slt  i32 %a_assign_s, i32 3221225473

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.end_ifconv:5 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %smax_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end_ifconv:6 %select_ln105 = select i1 %tmp_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end_ifconv:7 %select_ln105_4 = select i1 %tmp_26, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln105_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="16">
<![CDATA[
for.end_ifconv:8 %trunc_ln105 = trunc i16 %smax_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
for.end_ifconv:9 %trunc_ln105_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln105, i16 0

]]></Node>
<StgValue><ssdm name="trunc_ln105_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end_ifconv:10 %xor_ln105 = xor i32 %a_assign_s, i32 %select_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.end_ifconv:11 %xor_ln70 = xor i24 %trunc_ln105_4, i24 %select_ln105_4

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:12 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end_ifconv:13 %icmp_ln112 = icmp_eq  i16 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:14 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end_ifconv:15 %icmp_ln113 = icmp_eq  i8 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:16 %select_ln115 = select i1 %tmp_26, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:17 %bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %select_ln115

]]></Node>
<StgValue><ssdm name="bitoff_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:18 %bitoff_load = load i8 %bitoff_addr

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:22 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln70, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.end_ifconv:23 %zext_ln114 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:24 %bitoff_addr_4 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="bitoff_addr_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:25 %bitoff_load_4 = load i8 %bitoff_addr_4

]]></Node>
<StgValue><ssdm name="bitoff_load_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
for.end_ifconv:28 %zext_ln113_2 = zext i8 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:29 %bitoff_addr_5 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="bitoff_addr_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:30 %bitoff_load_5 = load i8 %bitoff_addr_5

]]></Node>
<StgValue><ssdm name="bitoff_load_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:33 %xor_ln107 = xor i1 %icmp_ln107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:34 %tmp_29 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.end_ifconv:35 %icmp_ln115 = icmp_eq  i24 %tmp_29, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:36 %and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:37 %and_ln107_5 = and i1 %tmp_26, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:38 %and_ln107_6 = and i1 %and_ln107_5, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="and_ln107_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:39 %xor_ln112 = xor i1 %icmp_ln112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:40 %and_ln107_7 = and i1 %xor_ln112, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:41 %and_ln107_8 = and i1 %and_ln107_7, i1 %icmp_ln113

]]></Node>
<StgValue><ssdm name="and_ln107_8"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:43 %or_ln107 = or i1 %and_ln107_8, i1 %and_ln107_6

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %smax_load_1 = load i16 %smax

]]></Node>
<StgValue><ssdm name="smax_load_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:2 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:5 %indata_load_9 = load i8 %indata_addr

]]></Node>
<StgValue><ssdm name="indata_load_9"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:6 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %indata_load_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:7 %icmp_ln67 = icmp_eq  i16 %indata_load_9, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:8 %sub_ln67 = sub i16 0, i16 %indata_load_9

]]></Node>
<StgValue><ssdm name="sub_ln67"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:9 %select_ln67 = select i1 %icmp_ln67, i16 32767, i16 %sub_ln67

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:10 %temp = select i1 %tmp_31, i16 %select_ln67, i16 %indata_load_9

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:11 %icmp_ln52 = icmp_sgt  i16 %temp, i16 %smax_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:12 %smax_1 = select i1 %icmp_ln52, i16 %temp, i16 %smax_load_1

]]></Node>
<StgValue><ssdm name="smax_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:14 %store_ln41 = store i16 %smax_1, i16 %smax

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:15 %br_ln49 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end_ifconv:1 %L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="L_ACF_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:18 %bitoff_load = load i8 %bitoff_addr

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="4">
<![CDATA[
for.end_ifconv:19 %zext_ln112 = zext i4 %bitoff_load

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107" val="1"/>
<literal name="or_ln107" val="0"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end_ifconv:20 %add_ln112 = add i5 %zext_ln112, i5 23

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="0"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end_ifconv:21 %add_ln112_4 = add i5 %zext_ln112, i5 15

]]></Node>
<StgValue><ssdm name="add_ln112_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:25 %bitoff_load_4 = load i8 %bitoff_addr_4

]]></Node>
<StgValue><ssdm name="bitoff_load_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="1"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end_ifconv:26 %add_ln112_5 = add i4 %bitoff_load_4, i4 7

]]></Node>
<StgValue><ssdm name="add_ln112_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107_8" val="1"/>
<literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="4">
<![CDATA[
for.end_ifconv:27 %zext_ln113 = zext i4 %add_ln112_5

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8">
<![CDATA[
for.end_ifconv:30 %bitoff_load_5 = load i8 %bitoff_addr_5

]]></Node>
<StgValue><ssdm name="bitoff_load_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end_ifconv:31 %add_ln112_6 = add i4 %bitoff_load_5, i4 15

]]></Node>
<StgValue><ssdm name="add_ln112_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="4">
<![CDATA[
for.end_ifconv:32 %sext_ln107 = sext i4 %add_ln112_6

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end_ifconv:42 %select_ln107 = select i1 %and_ln107_8, i5 %zext_ln113, i5 %add_ln112_4

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="0"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end_ifconv:44 %select_ln107_4 = select i1 %and_ln107, i5 %add_ln112, i5 0

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:45 %or_ln107_3 = or i1 %and_ln107, i1 %icmp_ln107

]]></Node>
<StgValue><ssdm name="or_ln107_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end_ifconv:46 %select_ln107_5 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_4

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="5">
<![CDATA[
for.end_ifconv:47 %zext_ln107 = zext i5 %select_ln107_5

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end_ifconv:48 %or_ln107_4 = or i1 %or_ln107, i1 %or_ln107_3

]]></Node>
<StgValue><ssdm name="or_ln107_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:49 %select_ln107_6 = select i1 %or_ln107_4, i6 %zext_ln107, i6 %sext_ln107

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:50 %scalauto = sub i6 4, i6 %select_ln107_6

]]></Node>
<StgValue><ssdm name="scalauto"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end_ifconv:51 %scalauto_2 = select i1 %icmp_ln57, i6 0, i6 %scalauto

]]></Node>
<StgValue><ssdm name="scalauto_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:52 %icmp_ln62 = icmp_sgt  i6 %scalauto_2, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end_ifconv:53 %add_ln62 = add i6 %scalauto_2, i6 63

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end_ifconv:54 %tmp_30 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln62, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end_ifconv:55 %icmp_ln62_1 = icmp_eq  i4 %tmp_30, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end_ifconv:56 %br_ln62 = br i1 %icmp_ln62_1, void %if.end32, void %VITIS_LOOP_65_1

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="6">
<![CDATA[
VITIS_LOOP_65_1:0 %empty = trunc i6 %add_ln62

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="2">
<![CDATA[
VITIS_LOOP_65_1:1 %sub24_cast = zext i2 %empty

]]></Node>
<StgValue><ssdm name="sub24_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_65_1:2 %b_assign = lshr i15 16384, i15 %sub24_cast

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
VITIS_LOOP_65_1:3 %call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
VITIS_LOOP_65_1:3 %call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_65_1:4 %br_ln0 = br void %if.end32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32">
<![CDATA[
if.end32:0 %k_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end32:3 %store_ln39 = store i5 8, i5 %k_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end32:1 %indata_addr_1 = getelementptr i16 %indata, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="indata_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end32:2 %sl = load i8 %indata_addr_1

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end32:2 %sl = load i8 %indata_addr_1

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.end32:4 %br_ln79 = br void %for.inc38

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc38:0 %k_6 = load i5 %k_3

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc38:1 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_6, i32 4

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc38:2 %br_ln79 = br i1 %tmp_32, void %for.inc38.split, void %for.end39

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
for.inc38.split:0 %zext_ln79 = zext i5 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38.split:1 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38.split:2 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38.split:3 %L_ACF_addr_2 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="L_ACF_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc38.split:4 %store_ln81 = store i64 0, i4 %L_ACF_addr_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc38.split:5 %add_ln79 = add i5 %k_6, i5 31

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38.split:6 %store_ln39 = store i5 %add_ln79, i5 %k_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc38.split:7 %br_ln79 = br void %for.inc38

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
for.end39:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32">
<![CDATA[
for.end39:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
for.end39:2 %empty_81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
for.end39:3 %empty_82 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
for.end39:4 %empty_83 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
for.end39:5 %empty_84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
for.end39:6 %empty_85 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
for.end39:7 %empty_86 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
for.end39:8 %empty_87 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
for.end39:9 %empty_88 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
for.end39:10 %empty_89 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:25 %indata_addr_3 = getelementptr i16 %indata, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="indata_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
for.end39:26 %sl_2 = load i8 %indata_addr_3

]]></Node>
<StgValue><ssdm name="sl_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:35 %indata_addr_4 = getelementptr i16 %indata, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="indata_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
for.end39:36 %sl_3 = load i8 %indata_addr_4

]]></Node>
<StgValue><ssdm name="sl_3"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end39:181 %store_ln39 = store i8 8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end39:182 %store_ln0 = store i8 0, i8 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
for.end39:26 %sl_2 = load i8 %indata_addr_3

]]></Node>
<StgValue><ssdm name="sl_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
for.end39:36 %sl_3 = load i8 %indata_addr_4

]]></Node>
<StgValue><ssdm name="sl_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:43 %indata_addr_5 = getelementptr i16 %indata, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="indata_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
for.end39:44 %sl_4 = load i8 %indata_addr_5

]]></Node>
<StgValue><ssdm name="sl_4"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:54 %indata_addr_6 = getelementptr i16 %indata, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="indata_addr_6"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
for.end39:55 %sl_5 = load i8 %indata_addr_6

]]></Node>
<StgValue><ssdm name="sl_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="4">
<![CDATA[
for.end39:15 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
for.end39:44 %sl_4 = load i8 %indata_addr_5

]]></Node>
<StgValue><ssdm name="sl_4"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
for.end39:55 %sl_5 = load i8 %indata_addr_6

]]></Node>
<StgValue><ssdm name="sl_5"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:69 %indata_addr_7 = getelementptr i16 %indata, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="indata_addr_7"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.end39:70 %sl_6 = load i8 %indata_addr_7

]]></Node>
<StgValue><ssdm name="sl_6"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:105 %indata_addr_8 = getelementptr i16 %indata, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="indata_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8">
<![CDATA[
for.end39:106 %sl_7 = load i8 %indata_addr_8

]]></Node>
<StgValue><ssdm name="sl_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
for.end39:11 %sext_ln84 = sext i16 %sl

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="4">
<![CDATA[
for.end39:15 %L_ACF_load = load i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="L_ACF_load"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:16 %indata_addr_2 = getelementptr i16 %indata, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="indata_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
for.end39:17 %sl_1 = load i8 %indata_addr_2

]]></Node>
<StgValue><ssdm name="sl_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:23 %L_ACF_addr_3 = getelementptr i64 %L_ACF, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="L_ACF_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
for.end39:24 %L_ACF_load_1 = load i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="16">
<![CDATA[
for.end39:27 %sext_ln89 = sext i16 %sl_2

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="16">
<![CDATA[
for.end39:28 %sext_ln89_1 = sext i16 %sl_2

]]></Node>
<StgValue><ssdm name="sext_ln89_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:33 %L_ACF_addr_4 = getelementptr i64 %L_ACF, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="L_ACF_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
for.end39:34 %L_ACF_load_2 = load i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="L_ACF_load_2"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="33" op_0_bw="16">
<![CDATA[
for.end39:37 %sext_ln93 = sext i16 %sl_3

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
for.end39:38 %sext_ln93_1 = sext i16 %sl_3

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="33" op_0_bw="16">
<![CDATA[
for.end39:45 %sext_ln98 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="16">
<![CDATA[
for.end39:46 %sext_ln98_1 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="16">
<![CDATA[
for.end39:57 %sext_ln104_1 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.end39:70 %sl_6 = load i8 %indata_addr_7

]]></Node>
<StgValue><ssdm name="sl_6"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="16">
<![CDATA[
for.end39:71 %sext_ln111 = sext i16 %sl_6

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:75 %tmp = add i17 %sext_ln111, i17 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="17">
<![CDATA[
for.end39:76 %tmp_cast = sext i17 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:77 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:86 %tmp23 = add i17 %sext_ln111, i17 %sext_ln89

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="17">
<![CDATA[
for.end39:87 %tmp23_cast = sext i17 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:88 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:93 %tmp27 = add i17 %sext_ln111, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="33" op_0_bw="17">
<![CDATA[
for.end39:94 %tmp27_cast = sext i17 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:95 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8">
<![CDATA[
for.end39:106 %sl_7 = load i8 %indata_addr_8

]]></Node>
<StgValue><ssdm name="sl_7"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
for.end39:108 %sext_ln119_1 = sext i16 %sl_7

]]></Node>
<StgValue><ssdm name="sext_ln119_1"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:109 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:147 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:154 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
for.end39:17 %sl_1 = load i8 %indata_addr_2

]]></Node>
<StgValue><ssdm name="sl_1"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="16">
<![CDATA[
for.end39:18 %sext_ln86 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="16">
<![CDATA[
for.end39:19 %sext_ln86_1 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="16">
<![CDATA[
for.end39:20 %sext_ln86_2 = sext i16 %sl_1

]]></Node>
<StgValue><ssdm name="sext_ln86_2"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
for.end39:24 %L_ACF_load_1 = load i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="L_ACF_load_1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:29 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
for.end39:34 %L_ACF_load_2 = load i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="L_ACF_load_2"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:41 %L_ACF_addr_5 = getelementptr i64 %L_ACF, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="L_ACF_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="4">
<![CDATA[
for.end39:42 %L_ACF_load_3 = load i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="L_ACF_load_3"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="16">
<![CDATA[
for.end39:47 %sext_ln98_2 = sext i16 %sl_4

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:48 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:52 %L_ACF_addr_6 = getelementptr i64 %L_ACF, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="L_ACF_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
for.end39:53 %L_ACF_load_4 = load i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="L_ACF_load_4"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="16">
<![CDATA[
for.end39:56 %sext_ln104 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="16">
<![CDATA[
for.end39:58 %sext_ln104_2 = sext i16 %sl_5

]]></Node>
<StgValue><ssdm name="sext_ln104_2"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:59 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:63 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:77 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:78 %tmp19 = add i17 %sext_ln98_1, i17 %sext_ln89

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="17">
<![CDATA[
for.end39:79 %tmp19_cast = sext i17 %tmp19

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:80 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:82 %tmp21 = add i17 %sext_ln89, i17 %sext_ln84

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="17">
<![CDATA[
for.end39:83 %tmp21_cast = sext i17 %tmp21

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:84 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:88 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:89 %tmp25 = add i17 %sext_ln104, i17 %sext_ln86

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="17">
<![CDATA[
for.end39:90 %tmp25_cast = sext i17 %tmp25

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:91 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:95 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="16">
<![CDATA[
for.end39:107 %sext_ln119 = sext i16 %sl_7

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:109 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end39:139 %tmp29 = add i17 %sext_ln119, i17 %sext_ln86

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="33" op_0_bw="17">
<![CDATA[
for.end39:140 %tmp29_cast = sext i17 %tmp29

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:141 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:147 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:154 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:160 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="239" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:29 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="4">
<![CDATA[
for.end39:42 %L_ACF_load_3 = load i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="L_ACF_load_3"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:48 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
for.end39:53 %L_ACF_load_4 = load i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="L_ACF_load_4"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:59 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:63 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:67 %L_ACF_addr_7 = getelementptr i64 %L_ACF, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="L_ACF_addr_7"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="4">
<![CDATA[
for.end39:68 %L_ACF_load_5 = load i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="L_ACF_load_5"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="16">
<![CDATA[
for.end39:72 %sext_ln111_1 = sext i16 %sl_6

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:73 %mul_ln111 = mul i32 %sext_ln111_1, i32 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="mul_ln111"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="33" op_0_bw="32">
<![CDATA[
for.end39:74 %mul_ln111_cast = sext i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="mul_ln111_cast"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:77 %tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:80 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:84 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:88 %tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:91 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:95 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:97 %mul_ln115 = mul i32 %sext_ln111_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="32">
<![CDATA[
for.end39:98 %sext_ln116 = sext i32 %mul_ln115

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:99 %mul_ln116 = mul i32 %sext_ln111_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="32">
<![CDATA[
for.end39:100 %sext_ln117 = sext i32 %mul_ln116

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:103 %L_ACF_addr_8 = getelementptr i64 %L_ACF, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="L_ACF_addr_8"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="4">
<![CDATA[
for.end39:104 %L_ACF_load_6 = load i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="L_ACF_load_6"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:109 %mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="32">
<![CDATA[
for.end39:110 %sext_ln119_2 = sext i32 %mul_ln119

]]></Node>
<StgValue><ssdm name="sext_ln119_2"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:117 %add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:123 %mul_ln120 = mul i32 %sext_ln119_1, i32 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="32">
<![CDATA[
for.end39:124 %sext_ln120 = sext i32 %mul_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:126 %add_ln120_2 = add i33 %tmp18, i33 %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:131 %mul_ln121 = mul i32 %sext_ln119_1, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="33" op_0_bw="32">
<![CDATA[
for.end39:132 %sext_ln121 = sext i32 %mul_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:134 %add_ln121_2 = add i33 %tmp24, i33 %sext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:141 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:147 %mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="32">
<![CDATA[
for.end39:148 %sext_ln123 = sext i32 %mul_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:150 %add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:154 %mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="33" op_0_bw="32">
<![CDATA[
for.end39:155 %sext_ln124 = sext i32 %mul_ln124

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:157 %add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:160 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="16">
<![CDATA[
for.end39:12 %sext_ln84_1 = sext i16 %sl

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:13 %mul_ln84 = mul i32 %sext_ln84_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
for.end39:14 %sext_ln84_2 = sext i32 %mul_ln84

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:21 %mul_ln86 = mul i32 %sext_ln86_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="32">
<![CDATA[
for.end39:22 %sext_ln87 = sext i32 %mul_ln86

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:29 %mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="32">
<![CDATA[
for.end39:30 %sext_ln91 = sext i32 %mul_ln89

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:31 %mul_ln91 = mul i32 %sext_ln89_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:39 %mul_ln93 = mul i32 %sext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="33" op_0_bw="32">
<![CDATA[
for.end39:40 %sext_ln96 = sext i32 %mul_ln93

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:48 %mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="32">
<![CDATA[
for.end39:49 %sext_ln102 = sext i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:50 %mul_ln102 = mul i32 %sext_ln98_2, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:59 %mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2

]]></Node>
<StgValue><ssdm name="mul_ln104"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="32">
<![CDATA[
for.end39:60 %sext_ln107_1 = sext i32 %mul_ln104

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:61 %mul_ln107 = mul i32 %sext_ln104_2, i32 %sext_ln89_1

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:63 %mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="33" op_0_bw="32">
<![CDATA[
for.end39:64 %sext_ln109 = sext i32 %mul_ln108

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:65 %mul_ln109 = mul i32 %sext_ln104_2, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
for.end39:66 %sext_ln109_1 = sext i32 %mul_ln109

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="4">
<![CDATA[
for.end39:68 %L_ACF_load_5 = load i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="L_ACF_load_5"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:80 %tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="34" op_0_bw="33">
<![CDATA[
for.end39:81 %tmp20_cast = sext i33 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:84 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:91 %tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="34" op_0_bw="33">
<![CDATA[
for.end39:92 %tmp26_cast = sext i33 %tmp26

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:95 %tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="34" op_0_bw="33">
<![CDATA[
for.end39:96 %sext_ln115 = sext i33 %tmp28

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:101 %mul_ln117 = mul i32 %sext_ln111_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="32">
<![CDATA[
for.end39:102 %sext_ln117_1 = sext i32 %mul_ln117

]]></Node>
<StgValue><ssdm name="sext_ln117_1"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="4">
<![CDATA[
for.end39:104 %L_ACF_load_6 = load i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="L_ACF_load_6"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:111 %add_ln119_1 = add i64 %L_ACF_load, i64 %sext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:112 %add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:115 %add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:117 %add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:118 %add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:126 %add_ln120_2 = add i33 %tmp18, i33 %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="34" op_0_bw="33">
<![CDATA[
for.end39:127 %sext_ln120_1 = sext i33 %add_ln120_2

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:128 %add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:134 %add_ln121_2 = add i33 %tmp24, i33 %sext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="34" op_0_bw="33">
<![CDATA[
for.end39:135 %sext_ln121_2 = sext i33 %add_ln121_2

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:136 %add_ln121_3 = add i34 %sext_ln121_2, i34 %tmp26_cast

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:141 %tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="34" op_0_bw="33">
<![CDATA[
for.end39:142 %sext_ln122 = sext i33 %tmp30

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:144 %add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:150 %add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:151 %add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:156 %add_ln124_1 = add i64 %L_ACF_load_5, i64 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:157 %add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="33">
<![CDATA[
for.end39:158 %sext_ln124_1 = sext i33 %add_ln124_2

]]></Node>
<StgValue><ssdm name="sext_ln124_1"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:159 %add_ln124 = add i64 %sext_ln124_1, i64 %add_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:160 %mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="33" op_0_bw="32">
<![CDATA[
for.end39:161 %sext_ln125 = sext i32 %mul_ln125

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:162 %add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end39:165 %mul_ln126 = mul i32 %sext_ln119_1, i32 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:167 %L_ACF_addr_9 = getelementptr i64 %L_ACF, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="L_ACF_addr_9"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="4">
<![CDATA[
for.end39:168 %L_ACF_load_7 = load i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="L_ACF_load_7"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end39:170 %L_ACF_addr_10 = getelementptr i64 %L_ACF, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="L_ACF_addr_10"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="4">
<![CDATA[
for.end39:171 %L_ACF_load_8 = load i4 %L_ACF_addr_10

]]></Node>
<StgValue><ssdm name="L_ACF_load_8"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:175 %store_ln124 = store i64 %add_ln124, i64 %empty_86

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
for.end39:32 %sext_ln91_1 = sext i32 %mul_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
for.end39:51 %sext_ln102_1 = sext i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
for.end39:62 %sext_ln108 = sext i32 %mul_ln107

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:84 %tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="33">
<![CDATA[
for.end39:85 %tmp22_cast = sext i33 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:112 %add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="33">
<![CDATA[
for.end39:113 %sext_ln119_3 = sext i33 %add_ln119_2

]]></Node>
<StgValue><ssdm name="sext_ln119_3"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:114 %add_ln119_3 = add i64 %sext_ln119_3, i64 %add_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:115 %add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="34" op_0_bw="33">
<![CDATA[
for.end39:116 %sext_ln119_4 = sext i33 %add_ln119_4

]]></Node>
<StgValue><ssdm name="sext_ln119_4"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:118 %add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="33">
<![CDATA[
for.end39:119 %sext_ln119_5 = sext i33 %add_ln119_6

]]></Node>
<StgValue><ssdm name="sext_ln119_5"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:120 %add_ln119_7 = add i34 %sext_ln119_5, i34 %sext_ln119_4

]]></Node>
<StgValue><ssdm name="add_ln119_7"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="34">
<![CDATA[
for.end39:121 %sext_ln119_6 = sext i34 %add_ln119_7

]]></Node>
<StgValue><ssdm name="sext_ln119_6"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:122 %add_ln119 = add i64 %sext_ln119_6, i64 %add_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:125 %add_ln120_1 = add i64 %L_ACF_load_1, i64 %tmp22_cast

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:128 %add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="34">
<![CDATA[
for.end39:129 %sext_ln120_2 = sext i34 %add_ln120_3

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:130 %add_ln120 = add i64 %sext_ln120_2, i64 %add_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:133 %add_ln121_1 = add i64 %L_ACF_load_2, i64 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:136 %add_ln121_3 = add i34 %sext_ln121_2, i34 %tmp26_cast

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="34">
<![CDATA[
for.end39:137 %sext_ln121_3 = sext i34 %add_ln121_3

]]></Node>
<StgValue><ssdm name="sext_ln121_3"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:138 %add_ln121 = add i64 %sext_ln121_3, i64 %add_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:143 %add_ln122_1 = add i64 %L_ACF_load_3, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end39:144 %add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="34">
<![CDATA[
for.end39:145 %sext_ln122_1 = sext i34 %add_ln122_2

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:146 %add_ln122 = add i64 %sext_ln122_1, i64 %add_ln122_1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:149 %add_ln123_1 = add i64 %L_ACF_load_4, i64 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:151 %add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="33">
<![CDATA[
for.end39:152 %sext_ln123_1 = sext i33 %add_ln123_3

]]></Node>
<StgValue><ssdm name="sext_ln123_1"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:153 %add_ln123 = add i64 %sext_ln123_1, i64 %add_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end39:162 %add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="33">
<![CDATA[
for.end39:163 %sext_ln125_1 = sext i33 %add_ln125_1

]]></Node>
<StgValue><ssdm name="sext_ln125_1"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:164 %add_ln125 = add i64 %sext_ln125_1, i64 %L_ACF_load_6

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
for.end39:166 %sext_ln126 = sext i32 %mul_ln126

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="4">
<![CDATA[
for.end39:168 %L_ACF_load_7 = load i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="L_ACF_load_7"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:169 %add_ln126 = add i64 %L_ACF_load_7, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="4">
<![CDATA[
for.end39:171 %L_ACF_load_8 = load i4 %L_ACF_addr_10

]]></Node>
<StgValue><ssdm name="L_ACF_load_8"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:172 %store_ln140 = store i64 %L_ACF_load_8, i64 %empty_89

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:173 %store_ln126 = store i64 %add_ln126, i64 %empty_88

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:174 %store_ln125 = store i64 %add_ln125, i64 %empty_87

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:176 %store_ln123 = store i64 %add_ln123, i64 %empty_85

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:177 %store_ln122 = store i64 %add_ln122, i64 %empty_84

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:178 %store_ln121 = store i64 %add_ln121, i64 %empty_83

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:179 %store_ln120 = store i64 %add_ln120, i64 %empty_82

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:180 %store_ln119 = store i64 %add_ln119, i64 %empty_81

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
for.end39:183 %br_ln129 = br void %for.inc318

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc318:0 %idx_load = load i8 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc318:1 %i_9 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318:2 %icmp_ln129 = icmp_eq  i8 %i_9, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318:3 %add_ln139 = add i8 %idx_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc318:4 %br_ln129 = br i1 %icmp_ln129, void %for.inc318.split, void %Autocorrelation_label4

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:14 %add_ln131 = add i8 %idx_load, i8 8

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:15 %zext_ln131 = zext i8 %add_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:16 %indata_addr_9 = getelementptr i16 %indata, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="indata_addr_9"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:17 %sl_8 = load i8 %indata_addr_9

]]></Node>
<StgValue><ssdm name="sl_8"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:81 %i_10 = add i8 %i_9, i8 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:91 %store_ln39 = store i8 %i_10, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:92 %store_ln139 = store i8 %add_ln139, i8 %idx

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="32">
<![CDATA[
Autocorrelation_label4:0 %k_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:1 %p_load67 = load i64 %empty_81

]]></Node>
<StgValue><ssdm name="p_load67"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:2 %p_load65 = load i64 %empty_82

]]></Node>
<StgValue><ssdm name="p_load65"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:10 %store_ln132 = store i64 %p_load67, i4 %L_ACF_addr

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:11 %store_ln133 = store i64 %p_load65, i4 %L_ACF_addr_3

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
Autocorrelation_label4:19 %store_ln39 = store i5 8, i5 %k_4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="404" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:12 %add_ln43 = add i8 %idx_load, i8 7

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:13 %zext_ln39 = zext i8 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:17 %sl_8 = load i8 %indata_addr_9

]]></Node>
<StgValue><ssdm name="sl_8"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:22 %indata_addr_10 = getelementptr i16 %indata, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="indata_addr_10"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:23 %indata_load = load i8 %indata_addr_10

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:28 %add_ln134 = add i8 %idx_load, i8 6

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:29 %zext_ln134 = zext i8 %add_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:30 %indata_addr_11 = getelementptr i16 %indata, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="indata_addr_11"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:31 %indata_load_1 = load i8 %indata_addr_11

]]></Node>
<StgValue><ssdm name="indata_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:0 %p_load66 = load i64 %empty_81

]]></Node>
<StgValue><ssdm name="p_load66"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:1 %p_load64 = load i64 %empty_82

]]></Node>
<StgValue><ssdm name="p_load64"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:2 %p_load62 = load i64 %empty_83

]]></Node>
<StgValue><ssdm name="p_load62"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:18 %sext_ln132 = sext i16 %sl_8

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:19 %mul_ln132 = mul i32 %sext_ln132, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln132"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:20 %sext_ln132_1 = sext i32 %mul_ln132

]]></Node>
<StgValue><ssdm name="sext_ln132_1"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:21 %add_ln132 = add i64 %sext_ln132_1, i64 %p_load66

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:23 %indata_load = load i8 %indata_addr_10

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:24 %sext_ln133 = sext i16 %indata_load

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:25 %mul_ln133 = mul i32 %sext_ln133, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:26 %sext_ln133_1 = sext i32 %mul_ln133

]]></Node>
<StgValue><ssdm name="sext_ln133_1"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:27 %add_ln133 = add i64 %sext_ln133_1, i64 %p_load64

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:31 %indata_load_1 = load i8 %indata_addr_11

]]></Node>
<StgValue><ssdm name="indata_load_1"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:32 %sext_ln134 = sext i16 %indata_load_1

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:33 %mul_ln134 = mul i32 %sext_ln134, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:34 %sext_ln134_1 = sext i32 %mul_ln134

]]></Node>
<StgValue><ssdm name="sext_ln134_1"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:35 %add_ln134_1 = add i64 %sext_ln134_1, i64 %p_load62

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:36 %add_ln135 = add i8 %idx_load, i8 5

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:37 %zext_ln135 = zext i8 %add_ln135

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:38 %indata_addr_12 = getelementptr i16 %indata, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="indata_addr_12"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:39 %indata_load_2 = load i8 %indata_addr_12

]]></Node>
<StgValue><ssdm name="indata_load_2"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:44 %add_ln136 = add i8 %idx_load, i8 4

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:45 %zext_ln136 = zext i8 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:46 %indata_addr_13 = getelementptr i16 %indata, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="indata_addr_13"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:47 %indata_load_3 = load i8 %indata_addr_13

]]></Node>
<StgValue><ssdm name="indata_load_3"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:88 %store_ln134 = store i64 %add_ln134_1, i64 %empty_83

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:89 %store_ln133 = store i64 %add_ln133, i64 %empty_82

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:90 %store_ln132 = store i64 %add_ln132, i64 %empty_81

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:3 %p_load60 = load i64 %empty_84

]]></Node>
<StgValue><ssdm name="p_load60"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:4 %p_load58 = load i64 %empty_85

]]></Node>
<StgValue><ssdm name="p_load58"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:39 %indata_load_2 = load i8 %indata_addr_12

]]></Node>
<StgValue><ssdm name="indata_load_2"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:40 %sext_ln135 = sext i16 %indata_load_2

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:41 %mul_ln135 = mul i32 %sext_ln135, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:42 %sext_ln135_1 = sext i32 %mul_ln135

]]></Node>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:43 %add_ln135_1 = add i64 %sext_ln135_1, i64 %p_load60

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:47 %indata_load_3 = load i8 %indata_addr_13

]]></Node>
<StgValue><ssdm name="indata_load_3"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:48 %sext_ln136 = sext i16 %indata_load_3

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:49 %mul_ln136 = mul i32 %sext_ln136, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:50 %sext_ln136_1 = sext i32 %mul_ln136

]]></Node>
<StgValue><ssdm name="sext_ln136_1"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:51 %add_ln136_1 = add i64 %sext_ln136_1, i64 %p_load58

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:52 %add_ln137 = add i8 %idx_load, i8 3

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:53 %zext_ln137 = zext i8 %add_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:54 %indata_addr_14 = getelementptr i16 %indata, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="indata_addr_14"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:55 %indata_load_4 = load i8 %indata_addr_14

]]></Node>
<StgValue><ssdm name="indata_load_4"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc318.split:60 %add_ln138 = add i8 %idx_load, i8 2

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:61 %zext_ln138 = zext i8 %add_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:62 %indata_addr_15 = getelementptr i16 %indata, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="indata_addr_15"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:63 %indata_load_5 = load i8 %indata_addr_15

]]></Node>
<StgValue><ssdm name="indata_load_5"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:86 %store_ln136 = store i64 %add_ln136_1, i64 %empty_85

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:87 %store_ln135 = store i64 %add_ln135_1, i64 %empty_84

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:5 %p_load56 = load i64 %empty_86

]]></Node>
<StgValue><ssdm name="p_load56"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:6 %p_load54 = load i64 %empty_87

]]></Node>
<StgValue><ssdm name="p_load54"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:9 %zext_ln129 = zext i8 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:55 %indata_load_4 = load i8 %indata_addr_14

]]></Node>
<StgValue><ssdm name="indata_load_4"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:56 %sext_ln137 = sext i16 %indata_load_4

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:57 %mul_ln137 = mul i32 %sext_ln137, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:58 %sext_ln137_1 = sext i32 %mul_ln137

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:59 %add_ln137_1 = add i64 %sext_ln137_1, i64 %p_load56

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:63 %indata_load_5 = load i8 %indata_addr_15

]]></Node>
<StgValue><ssdm name="indata_load_5"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:64 %sext_ln138 = sext i16 %indata_load_5

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:65 %mul_ln138 = mul i32 %sext_ln138, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:66 %sext_ln138_1 = sext i32 %mul_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138_1"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:67 %add_ln138_1 = add i64 %sext_ln138_1, i64 %p_load54

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="8">
<![CDATA[
for.inc318.split:68 %zext_ln139 = zext i8 %add_ln139

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:69 %indata_addr_16 = getelementptr i16 %indata, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="indata_addr_16"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:70 %indata_load_6 = load i8 %indata_addr_16

]]></Node>
<StgValue><ssdm name="indata_load_6"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc318.split:75 %indata_addr_17 = getelementptr i16 %indata, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="indata_addr_17"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:76 %indata_load_7 = load i8 %indata_addr_17

]]></Node>
<StgValue><ssdm name="indata_load_7"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:84 %store_ln138 = store i64 %add_ln138_1, i64 %empty_87

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:85 %store_ln137 = store i64 %add_ln137_1, i64 %empty_86

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:7 %p_load52 = load i64 %empty_88

]]></Node>
<StgValue><ssdm name="p_load52"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc318.split:8 %p_load = load i64 %empty_89

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc318.split:10 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 152, i64 152, i64 152

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc318.split:11 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:70 %indata_load_6 = load i8 %indata_addr_16

]]></Node>
<StgValue><ssdm name="indata_load_6"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:71 %sext_ln139 = sext i16 %indata_load_6

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:72 %mul_ln139 = mul i32 %sext_ln139, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln139"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:73 %sext_ln139_1 = sext i32 %mul_ln139

]]></Node>
<StgValue><ssdm name="sext_ln139_1"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:74 %add_ln139_1 = add i64 %sext_ln139_1, i64 %p_load52

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
for.inc318.split:76 %indata_load_7 = load i8 %indata_addr_17

]]></Node>
<StgValue><ssdm name="indata_load_7"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="16">
<![CDATA[
for.inc318.split:77 %sext_ln140 = sext i16 %indata_load_7

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc318.split:78 %mul_ln140 = mul i32 %sext_ln140, i32 %sext_ln132

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
for.inc318.split:79 %sext_ln140_1 = sext i32 %mul_ln140

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc318.split:80 %add_ln140 = add i64 %sext_ln140_1, i64 %p_load

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:82 %store_ln140 = store i64 %add_ln140, i64 %empty_89

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc318.split:83 %store_ln139 = store i64 %add_ln139_1, i64 %empty_88

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
for.inc318.split:93 %br_ln129 = br void %for.inc318

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:3 %p_load63 = load i64 %empty_83

]]></Node>
<StgValue><ssdm name="p_load63"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:4 %p_load61 = load i64 %empty_84

]]></Node>
<StgValue><ssdm name="p_load61"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:12 %store_ln134 = store i64 %p_load63, i4 %L_ACF_addr_4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:13 %store_ln135 = store i64 %p_load61, i4 %L_ACF_addr_5

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="504" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:5 %p_load59 = load i64 %empty_85

]]></Node>
<StgValue><ssdm name="p_load59"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:6 %p_load57 = load i64 %empty_86

]]></Node>
<StgValue><ssdm name="p_load57"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:14 %store_ln136 = store i64 %p_load59, i4 %L_ACF_addr_6

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:15 %store_ln137 = store i64 %p_load57, i4 %L_ACF_addr_7

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:7 %p_load55 = load i64 %empty_87

]]></Node>
<StgValue><ssdm name="p_load55"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:8 %p_load53 = load i64 %empty_88

]]></Node>
<StgValue><ssdm name="p_load53"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:16 %store_ln138 = store i64 %p_load55, i4 %L_ACF_addr_8

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:17 %store_ln139 = store i64 %p_load53, i4 %L_ACF_addr_9

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
Autocorrelation_label4:9 %p_load51 = load i64 %empty_89

]]></Node>
<StgValue><ssdm name="p_load51"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
Autocorrelation_label4:18 %store_ln140 = store i64 %p_load51, i4 %L_ACF_addr_10

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
Autocorrelation_label4:20 %br_ln144 = br void %for.inc327

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc327:0 %k_7 = load i5 %k_4

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc327:1 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc327:2 %br_ln144 = br i1 %tmp_33, void %for.inc327.split, void %for.end329

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="5">
<![CDATA[
for.inc327.split:0 %zext_ln144 = zext i5 %k_7

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc327.split:3 %L_ACF_addr_11 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="L_ACF_addr_11"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="4">
<![CDATA[
for.inc327.split:4 %L_ACF_load_9 = load i4 %L_ACF_addr_11

]]></Node>
<StgValue><ssdm name="L_ACF_load_9"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc327.split:7 %add_ln144 = add i5 %k_7, i5 31

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc327.split:8 %store_ln39 = store i5 %add_ln144, i5 %k_4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end329:0 %br_ln150 = br i1 %icmp_ln62, void %if.end344, void %Autocorrelation_label5

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="32">
<![CDATA[
Autocorrelation_label5:0 %idx77 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx77"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="6">
<![CDATA[
Autocorrelation_label5:1 %empty_90 = trunc i6 %scalauto_2

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="3">
<![CDATA[
Autocorrelation_label5:2 %zext_ln152 = zext i3 %empty_90

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
Autocorrelation_label5:3 %store_ln0 = store i8 0, i8 %idx77

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
Autocorrelation_label5:4 %br_ln152 = br void %for.inc341

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc327.split:1 %speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln145"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc327.split:2 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="4">
<![CDATA[
for.inc327.split:4 %L_ACF_load_9 = load i4 %L_ACF_addr_11

]]></Node>
<StgValue><ssdm name="L_ACF_load_9"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc327.split:5 %shl_ln146 = shl i64 %L_ACF_load_9, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln146"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc327.split:6 %store_ln146 = store i64 %shl_ln146, i4 %L_ACF_addr_11

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
for.inc327.split:9 %br_ln144 = br void %for.inc327

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc341:0 %idx77_load = load i8 %idx77

]]></Node>
<StgValue><ssdm name="idx77_load"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc341:1 %icmp_ln152 = icmp_eq  i8 %idx77_load, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc341:2 %add_ln152 = add i8 %idx77_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc341:3 %br_ln152 = br i1 %icmp_ln152, void %for.inc341.split, void %if.end344.loopexit

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="8">
<![CDATA[
for.inc341.split:0 %zext_ln152_1 = zext i8 %idx77_load

]]></Node>
<StgValue><ssdm name="zext_ln152_1"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc341.split:3 %indata_addr_18 = getelementptr i16 %indata, i64 0, i64 %zext_ln152_1

]]></Node>
<StgValue><ssdm name="indata_addr_18"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="8">
<![CDATA[
for.inc341.split:4 %indata_load_8 = load i8 %indata_addr_18

]]></Node>
<StgValue><ssdm name="indata_load_8"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc341.split:7 %store_ln152 = store i8 %add_ln152, i8 %idx77

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
<literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
if.end344.loopexit:0 %br_ln0 = br void %if.end344

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0">
<![CDATA[
if.end344:0 %ret_ln157 = ret

]]></Node>
<StgValue><ssdm name="ret_ln157"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="545" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc341.split:1 %speclooptripcount_ln153 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln153"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc341.split:2 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="8">
<![CDATA[
for.inc341.split:4 %indata_load_8 = load i8 %indata_addr_18

]]></Node>
<StgValue><ssdm name="indata_load_8"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc341.split:5 %shl_ln154 = shl i16 %indata_load_8, i16 %zext_ln152

]]></Node>
<StgValue><ssdm name="shl_ln154"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc341.split:6 %store_ln154 = store i16 %shl_ln154, i8 %indata_addr_18

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
for.inc341.split:8 %br_ln152 = br void %for.inc341

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
