// Seed: 3997800222
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output wire  id_0,
    output uwire id_1,
    input  tri0  _id_2
);
  wire [id_2 : -1  *  id_2  * "" -  id_2] id_4;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
endmodule
module module_3 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_2 : -1] id_5;
  ;
  module_2 modCall_1 (
      id_5,
      id_1
  );
endmodule
