Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 15:47:31 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 137 register/latch pins with no clock driven by root clock pin: Ball_control/clk_speed_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Paddle_control/clk_300Hz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Scoreboard_control/clk_200Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 597 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.198        0.000                      0                  234        0.098        0.000                      0                  234        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
CLK100MHZ              {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_pixel_clk_wiz_0  {0.000 19.861}       39.722          25.175          
  clkfbout_clk_wiz_0   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                3.000        0.000                       0                     1  
  clk_10MHz_clk_wiz_0       96.041        0.000                      0                  194        0.098        0.000                      0                  194       49.500        0.000                       0                   101  
  clk_pixel_clk_wiz_0       36.198        0.000                      0                   40        0.213        0.000                      0                   40       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                     8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_wiz_0
  To Clock:  clk_10MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.041ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.684ns (20.182%)  route 2.705ns (79.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 99.237 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.223    -0.394    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  Scoreboard_control/counter_reg[6]/Q
                         net (fo=2, routed)           1.038     1.037    Scoreboard_control/counter_reg_n_0_[6]
    SLICE_X57Y103        LUT4 (Prop_lut4_I2_O)        0.097     1.134 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.622    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.719 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.315    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.412 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.583     2.995    Scoreboard_control/clk_200Hz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.141    99.237    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[1]/C
                         clock pessimism              0.287    99.524    
                         clock uncertainty           -0.115    99.409    
    SLICE_X56Y99         FDRE (Setup_fdre_C_R)       -0.373    99.036    Scoreboard_control/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                 96.041    

Slack (MET) :             96.041ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.684ns (20.182%)  route 2.705ns (79.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 99.237 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.223    -0.394    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  Scoreboard_control/counter_reg[6]/Q
                         net (fo=2, routed)           1.038     1.037    Scoreboard_control/counter_reg_n_0_[6]
    SLICE_X57Y103        LUT4 (Prop_lut4_I2_O)        0.097     1.134 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.622    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.719 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.315    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.412 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.583     2.995    Scoreboard_control/clk_200Hz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.141    99.237    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[2]/C
                         clock pessimism              0.287    99.524    
                         clock uncertainty           -0.115    99.409    
    SLICE_X56Y99         FDRE (Setup_fdre_C_R)       -0.373    99.036    Scoreboard_control/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                 96.041    

Slack (MET) :             96.041ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.684ns (20.182%)  route 2.705ns (79.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 99.237 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.223    -0.394    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  Scoreboard_control/counter_reg[6]/Q
                         net (fo=2, routed)           1.038     1.037    Scoreboard_control/counter_reg_n_0_[6]
    SLICE_X57Y103        LUT4 (Prop_lut4_I2_O)        0.097     1.134 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.622    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.719 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.315    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.412 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.583     2.995    Scoreboard_control/clk_200Hz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.141    99.237    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
                         clock pessimism              0.287    99.524    
                         clock uncertainty           -0.115    99.409    
    SLICE_X56Y99         FDRE (Setup_fdre_C_R)       -0.373    99.036    Scoreboard_control/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                 96.041    

Slack (MET) :             96.041ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.684ns (20.182%)  route 2.705ns (79.818%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 99.237 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.223    -0.394    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.393    -0.001 r  Scoreboard_control/counter_reg[6]/Q
                         net (fo=2, routed)           1.038     1.037    Scoreboard_control/counter_reg_n_0_[6]
    SLICE_X57Y103        LUT4 (Prop_lut4_I2_O)        0.097     1.134 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.622    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.719 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.315    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.412 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.583     2.995    Scoreboard_control/clk_200Hz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.141    99.237    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
                         clock pessimism              0.287    99.524    
                         clock uncertainty           -0.115    99.409    
    SLICE_X56Y99         FDRE (Setup_fdre_C_R)       -0.373    99.036    Scoreboard_control/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                 96.041    

Slack (MET) :             96.117ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.684ns (20.919%)  route 2.586ns (79.081%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.494     2.898    Scoreboard_control/clk_200Hz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[5]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 96.117    

Slack (MET) :             96.117ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.684ns (20.919%)  route 2.586ns (79.081%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.494     2.898    Scoreboard_control/clk_200Hz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 96.117    

Slack (MET) :             96.117ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.684ns (20.919%)  route 2.586ns (79.081%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.494     2.898    Scoreboard_control/clk_200Hz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[7]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 96.117    

Slack (MET) :             96.117ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.684ns (20.919%)  route 2.586ns (79.081%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.494     2.898    Scoreboard_control/clk_200Hz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[8]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                 96.117    

Slack (MET) :             96.135ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.684ns (21.032%)  route 2.568ns (78.968%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.476     2.881    Scoreboard_control/clk_200Hz
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[10]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                 96.135    

Slack (MET) :             96.135ns  (required time - arrival time)
  Source:                 Scoreboard_control/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_wiz_0 rise@100.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.684ns (21.032%)  route 2.568ns (78.968%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 99.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.246    -0.371    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.393     0.022 r  Scoreboard_control/counter_reg[4]/Q
                         net (fo=2, routed)           1.007     1.029    Scoreboard_control/counter_reg_n_0_[4]
    SLICE_X57Y103        LUT4 (Prop_lut4_I1_O)        0.097     1.126 f  Scoreboard_control/counter[31]_i_8/O
                         net (fo=1, routed)           0.488     1.614    Scoreboard_control/counter[31]_i_8_n_0
    SLICE_X57Y103        LUT5 (Prop_lut5_I4_O)        0.097     1.711 f  Scoreboard_control/counter[31]_i_4/O
                         net (fo=2, routed)           0.597     2.308    Scoreboard_control/counter[31]_i_4_n_0
    SLICE_X57Y104        LUT4 (Prop_lut4_I1_O)        0.097     2.405 r  Scoreboard_control/counter[31]_i_1/O
                         net (fo=31, routed)          0.476     2.881    Scoreboard_control/clk_200Hz
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263   101.263 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916   102.179    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    96.790 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    98.024    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    98.096 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          1.120    99.216    Scoreboard_control/clk_10MHz
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[11]/C
                         clock pessimism              0.287    99.503    
                         clock uncertainty           -0.115    99.388    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.373    99.015    Scoreboard_control/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.015    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                 96.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Paddle_control/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Paddle_control/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.355ns (75.790%)  route 0.113ns (24.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.588    Paddle_control/clk_10MHz
    SLICE_X13Y99         FDRE                                         r  Paddle_control/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Paddle_control/counter_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.335    Paddle_control/counter_reg[15]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.175 r  Paddle_control/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.174    Paddle_control/counter_reg[12]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.120 r  Paddle_control/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    Paddle_control/counter_reg[16]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.832    Paddle_control/clk_10MHz
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    Paddle_control/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Scoreboard_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.373ns (74.981%)  route 0.124ns (25.019%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.598    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Scoreboard_control/counter_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.311    Scoreboard_control/counter_reg_n_0_[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  Scoreboard_control/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.154    Scoreboard_control/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.101 r  Scoreboard_control/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.101    Scoreboard_control/data0[5]
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.843    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[5]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134    -0.200    Scoreboard_control/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Paddle_control/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Paddle_control/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.366ns (76.346%)  route 0.113ns (23.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.588    Paddle_control/clk_10MHz
    SLICE_X13Y99         FDRE                                         r  Paddle_control/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Paddle_control/counter_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.335    Paddle_control/counter_reg[15]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.175 r  Paddle_control/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.174    Paddle_control/counter_reg[12]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.109 r  Paddle_control/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    Paddle_control/counter_reg[16]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.832    Paddle_control/clk_10MHz
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[18]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    Paddle_control/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Scoreboard_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.386ns (75.619%)  route 0.124ns (24.381%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.598    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Scoreboard_control/counter_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.311    Scoreboard_control/counter_reg_n_0_[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  Scoreboard_control/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.154    Scoreboard_control/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.088 r  Scoreboard_control/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.088    Scoreboard_control/data0[7]
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.843    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[7]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134    -0.200    Scoreboard_control/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Paddle_control/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Paddle_control/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.518%)  route 0.113ns (22.482%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.588    Paddle_control/clk_10MHz
    SLICE_X13Y99         FDRE                                         r  Paddle_control/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Paddle_control/counter_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.335    Paddle_control/counter_reg[15]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.175 r  Paddle_control/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.174    Paddle_control/counter_reg[12]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.084 r  Paddle_control/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.084    Paddle_control/counter_reg[16]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.832    Paddle_control/clk_10MHz
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[17]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    Paddle_control/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Paddle_control/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Paddle_control/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.518%)  route 0.113ns (22.482%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.588    Paddle_control/clk_10MHz
    SLICE_X13Y99         FDRE                                         r  Paddle_control/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Paddle_control/counter_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.335    Paddle_control/counter_reg[15]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.175 r  Paddle_control/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.174    Paddle_control/counter_reg[12]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.084 r  Paddle_control/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.084    Paddle_control/counter_reg[16]_i_1_n_4
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.832    Paddle_control/clk_10MHz
    SLICE_X13Y100        FDRE                                         r  Paddle_control/counter_reg[19]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    Paddle_control/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Scoreboard_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.409ns (76.670%)  route 0.124ns (23.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.598    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Scoreboard_control/counter_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.311    Scoreboard_control/counter_reg_n_0_[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  Scoreboard_control/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.154    Scoreboard_control/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.065 r  Scoreboard_control/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.065    Scoreboard_control/data0[6]
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.843    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[6]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134    -0.200    Scoreboard_control/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Paddle_control/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Paddle_control/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.394ns (77.651%)  route 0.113ns (22.349%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.576    -0.588    Paddle_control/clk_10MHz
    SLICE_X13Y99         FDRE                                         r  Paddle_control/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Paddle_control/counter_reg[15]/Q
                         net (fo=2, routed)           0.113    -0.335    Paddle_control/counter_reg[15]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.175 r  Paddle_control/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.174    Paddle_control/counter_reg[12]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Paddle_control/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Paddle_control/counter_reg[16]_i_1_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.081 r  Paddle_control/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.081    Paddle_control/counter_reg[20]_i_1_n_7
    SLICE_X13Y101        FDRE                                         r  Paddle_control/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.832    Paddle_control/clk_10MHz
    SLICE_X13Y101        FDRE                                         r  Paddle_control/counter_reg[20]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.105    -0.218    Paddle_control/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Scoreboard_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.411ns (76.757%)  route 0.124ns (23.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.598    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Scoreboard_control/counter_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.311    Scoreboard_control/counter_reg_n_0_[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  Scoreboard_control/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.154    Scoreboard_control/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.063 r  Scoreboard_control/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.063    Scoreboard_control/data0[8]
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.843    Scoreboard_control/clk_10MHz
    SLICE_X56Y100        FDRE                                         r  Scoreboard_control/counter_reg[8]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134    -0.200    Scoreboard_control/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Scoreboard_control/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Scoreboard_control/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_wiz_0 rise@0.000ns - clk_10MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.413ns (76.843%)  route 0.124ns (23.157%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.566    -0.598    Scoreboard_control/clk_10MHz
    SLICE_X56Y99         FDRE                                         r  Scoreboard_control/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Scoreboard_control/counter_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.311    Scoreboard_control/counter_reg_n_0_[3]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  Scoreboard_control/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.154    Scoreboard_control/counter_reg[4]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Scoreboard_control/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Scoreboard_control/counter_reg[8]_i_1__1_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  Scoreboard_control/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.061    Scoreboard_control/data0[9]
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_10MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout2_buf/O
                         net (fo=99, routed)          0.830    -0.843    Scoreboard_control/clk_10MHz
    SLICE_X56Y101        FDRE                                         r  Scoreboard_control/counter_reg[9]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134    -0.200    Scoreboard_control/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clocking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y104    Scoreboard_control/clk_200Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y96     Ball_control/clk_speed_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y102    Ball_control/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y104    Ball_control/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y104    Ball_control/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y105    Ball_control/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y105    Ball_control/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y105    Ball_control/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y101    Scoreboard_control/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y101    Scoreboard_control/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y101    Scoreboard_control/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y102    Scoreboard_control/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y102    Scoreboard_control/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y102    Scoreboard_control/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y102    Scoreboard_control/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y100    Scoreboard_control/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y100    Scoreboard_control/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y100    Scoreboard_control/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y104    Scoreboard_control/clk_200Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y96     Ball_control/clk_speed_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y102    Ball_control/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y104    Ball_control/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y104    Ball_control/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y104    Ball_control/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y104    Ball_control/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y105    Ball_control/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y105    Ball_control/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y105    Ball_control/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.198ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[1]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.373    38.841    Pulser_V/Counter_V_reg[1]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.198    

Slack (MET) :             36.198ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[2]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.373    38.841    Pulser_V/Counter_V_reg[2]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.198    

Slack (MET) :             36.257ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[6]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.314    38.900    Pulser_V/Counter_V_reg[6]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.257    

Slack (MET) :             36.257ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[7]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.314    38.900    Pulser_V/Counter_V_reg[7]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.257    

Slack (MET) :             36.257ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[8]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.314    38.900    Pulser_V/Counter_V_reg[8]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.257    

Slack (MET) :             36.257ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.632ns (20.989%)  route 2.379ns (79.011%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 38.964 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.669     2.643    Pulser_V/Pixel_puls_H_n_8
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.146    38.964    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[9]/C
                         clock pessimism              0.348    39.312    
                         clock uncertainty           -0.098    39.214    
    SLICE_X11Y78         FDRE (Setup_fdre_C_R)       -0.314    38.900    Pulser_V/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.643    
  -------------------------------------------------------------------
                         slack                                 36.257    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.632ns (22.562%)  route 2.169ns (77.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 38.966 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.459     2.433    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.148    38.966    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[0]/C
                         clock pessimism              0.348    39.314    
                         clock uncertainty           -0.098    39.216    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.373    38.843    Pulser_V/Counter_V_reg[0]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 36.410    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.632ns (22.562%)  route 2.169ns (77.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 38.966 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.459     2.433    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.148    38.966    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[3]/C
                         clock pessimism              0.348    39.314    
                         clock uncertainty           -0.098    39.216    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.373    38.843    Pulser_V/Counter_V_reg[3]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 36.410    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.632ns (22.562%)  route 2.169ns (77.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 38.966 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.459     2.433    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.148    38.966    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[4]/C
                         clock pessimism              0.348    39.314    
                         clock uncertainty           -0.098    39.216    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.373    38.843    Pulser_V/Counter_V_reg[4]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 36.410    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_pixel_clk_wiz_0 rise@39.722ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.632ns (22.562%)  route 2.169ns (77.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 38.966 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.248    -0.368    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.027 f  Pulser_V/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=25, routed)          1.069     1.041    Pulser_V/Pixel_puls_H/Counter[5]
    SLICE_X11Y79         LUT3 (Prop_lut3_I1_O)        0.097     1.138 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=3, routed)           0.317     1.455    Pulser_V/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.097     1.552 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_4/O
                         net (fo=1, routed)           0.324     1.876    Pulser_V/Pixel_puls_H/Counter_V[9]_i_4_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.973 r  Pulser_V/Pixel_puls_H/Counter_V[9]_i_1/O
                         net (fo=10, routed)          0.459     2.433    Pulser_V/Pixel_puls_H_n_8
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    40.985 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    41.901    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.512 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    37.746    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    37.818 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          1.148    38.966    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[5]/C
                         clock pessimism              0.348    39.314    
                         clock uncertainty           -0.098    39.216    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.373    38.843    Pulser_V/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                 36.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.742%)  route 0.088ns (26.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.567    -0.597    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Pulser_V/Pixel_puls_H/Counter_reg[3]/Q
                         net (fo=28, routed)          0.088    -0.362    Pulser_V/Pixel_puls_H/Counter[3]
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.098    -0.264 r  Pulser_V/Pixel_puls_H/Counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Pulser_V/Pixel_puls_H/Counter_0[4]
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836    -0.837    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[4]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121    -0.476    Pulser_V/Pixel_puls_H/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.815%)  route 0.183ns (49.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pulser_V/Pixel_puls_H/Counter_reg[0]/Q
                         net (fo=28, routed)          0.183    -0.274    Pulser_V/Pixel_puls_H/Counter[0]
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  Pulser_V/Pixel_puls_H/Counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Pulser_V/Pixel_puls_H/Counter_0[3]
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836    -0.837    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.131    -0.452    Pulser_V/Pixel_puls_H/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.415%)  route 0.183ns (49.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pulser_V/Pixel_puls_H/Counter_reg[0]/Q
                         net (fo=28, routed)          0.183    -0.274    Pulser_V/Pixel_puls_H/Counter[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.229 r  Pulser_V/Pixel_puls_H/Counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Pulser_V/Pixel_puls_H/Counter_0[2]
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.836    -0.837    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y80         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[2]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.120    -0.463    Pulser_V/Pixel_puls_H/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.490%)  route 0.124ns (33.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Pulser_V/Pixel_puls_H/Counter_reg[8]/Q
                         net (fo=26, routed)          0.124    -0.326    Pulser_V/Pixel_puls_H/Counter[8]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.098    -0.228 r  Pulser_V/Pixel_puls_H/Counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Pulser_V/Pixel_puls_H/Counter_0[9]
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[9]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.121    -0.477    Pulser_V/Pixel_puls_H/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.965%)  route 0.176ns (49.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Pulser_V/Pixel_puls_H/Counter_reg[0]/Q
                         net (fo=28, routed)          0.176    -0.281    Pulser_V/Pixel_puls_H/Counter[0]
    SLICE_X13Y79         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  Pulser_V/Pixel_puls_H/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    Pulser_V/Pixel_puls_H/Counter_0[1]
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.107    -0.491    Pulser_V/Pixel_puls_H/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.982%)  route 0.185ns (47.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.565    -0.599    Pulser_V/CLK
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Pulser_V/Counter_V_reg[2]/Q
                         net (fo=31, routed)          0.185    -0.250    Pulser_V/Counter_V_reg__0[2]
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  Pulser_V/Counter_V[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Pulser_V/p_0_in[5]
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121    -0.463    Pulser_V/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.146%)  route 0.189ns (50.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.565    -0.599    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Pulser_V/Counter_V_reg[8]/Q
                         net (fo=26, routed)          0.189    -0.269    Pulser_V/Counter_V_reg__0[8]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.042    -0.227 r  Pulser_V/Counter_V[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.227    Pulser_V/p_0_in[9]
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.834    -0.839    Pulser_V/CLK
    SLICE_X11Y78         FDRE                                         r  Pulser_V/Counter_V_reg[9]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.107    -0.492    Pulser_V/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Pulser_V/Counter_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Counter_V_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.052%)  route 0.203ns (48.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.565    -0.599    Pulser_V/CLK
    SLICE_X10Y78         FDRE                                         r  Pulser_V/Counter_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Pulser_V/Counter_V_reg[1]/Q
                         net (fo=31, routed)          0.203    -0.232    Pulser_V/Counter_V_reg__0[1]
    SLICE_X10Y79         LUT5 (Prop_lut5_I1_O)        0.048    -0.184 r  Pulser_V/Counter_V[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    Pulser_V/p_0_in[4]
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/CLK
    SLICE_X10Y79         FDRE                                         r  Pulser_V/Counter_V_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.131    -0.453    Pulser_V/Counter_V_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.207ns (51.553%)  route 0.195ns (48.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Pulser_V/Pixel_puls_H/Counter_reg[7]/Q
                         net (fo=30, routed)          0.195    -0.240    Pulser_V/Pixel_puls_H/Counter[7]
    SLICE_X12Y79         LUT5 (Prop_lut5_I2_O)        0.043    -0.197 r  Pulser_V/Pixel_puls_H/Counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    Pulser_V/Pixel_puls_H/Counter_0[8]
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/Pixel_puls_H/CLK
    SLICE_X12Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.131    -0.467    Pulser_V/Pixel_puls_H/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Pulser_V/Pixel_puls_H/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            Pulser_V/Pixel_puls_H/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.566    -0.598    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  Pulser_V/Pixel_puls_H/Counter_reg[0]/Q
                         net (fo=28, routed)          0.176    -0.281    Pulser_V/Pixel_puls_H/Counter[0]
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  Pulser_V/Pixel_puls_H/Counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Pulser_V/Pixel_puls_H/Counter_0[0]
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocking/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocking/inst/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocking/inst/clkout1_buf/O
                         net (fo=20, routed)          0.835    -0.838    Pulser_V/Pixel_puls_H/CLK
    SLICE_X13Y79         FDRE                                         r  Pulser_V/Pixel_puls_H/Counter_reg[0]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.091    -0.507    Pulser_V/Pixel_puls_H/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         39.722      38.130     BUFGCTRL_X0Y17   clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y79     Pulser_V/Counter_V_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y78     Pulser_V/Counter_V_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y78     Pulser_V/Counter_V_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y79     Pulser_V/Counter_V_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y79     Pulser_V/Counter_V_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X10Y79     Pulser_V/Counter_V_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X11Y78     Pulser_V/Counter_V_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X11Y78     Pulser_V/Counter_V_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y79     Pulser_V/Pixel_puls_H/Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y79     Pulser_V/Pixel_puls_H/Counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y79     Pulser_V/Pixel_puls_H/Counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X13Y79     Pulser_V/Pixel_puls_H/Counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y79     Pulser_V/Pixel_puls_H/Counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X12Y79     Pulser_V/Pixel_puls_H/Counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y78     Pulser_V/Counter_V_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y78     Pulser_V/Counter_V_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X10Y79     Pulser_V/Counter_V_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X11Y78     Pulser_V/Counter_V_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X11Y78     Pulser_V/Counter_V_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X11Y78     Pulser_V/Counter_V_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X11Y78     Pulser_V/Counter_V_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocking/inst/mmcm_adv_inst/CLKFBOUT



