<dec f='llvm/build/lib/Target/AArch64/AArch64GenInstrInfo.inc' l='32' type='17'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='143' u='r' c='_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='277' u='r' c='_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp' l='392' u='r' c='_ZN12_GLOBAL__N_124AArch64StackTaggingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='935' u='r' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
