Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 22:43:55 2019
| Host         : DESKTOP-258B0UK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.711    -1099.930                   1167                12457        0.103        0.000                      0                12457        3.000        0.000                       0                  3576  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll         -2.711    -1099.930                   1167                10297        0.103        0.000                      0                10297        9.500        0.000                       0                  3471  
  timer_clk_clk_pll        6.280        0.000                      0                   66        0.177        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.591        0.000                      0                   33        0.158        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        4.587        0.000                      0                   65        0.150        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll          1.734        0.000                      0                 1996       10.068        0.000                      0                 1996  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1167  Failing Endpoints,  Worst Slack       -2.711ns,  Total Violation    -1099.930ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.852ns  (logic 10.300ns (69.353%)  route 4.552ns (30.647%))
  Logic Levels:           29  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.957 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3_n_1
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.219 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[63]_i_4/O[3]
                         net (fo=1, routed)           0.258    12.477    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[63][3]
    SLICE_X99Y147        LUT6 (Prop_lut6_I0_O)        0.250    12.727 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[63]_i_2/O
                         net (fo=1, routed)           0.233    12.960    cpu/m_Mips/m_Divider/data_o_reg[63]
    SLICE_X96Y147        LUT5 (Prop_lut5_I1_O)        0.105    13.065 r  cpu/m_Mips/m_Divider/data_o[63]_i_1/O
                         net (fo=1, routed)           0.000    13.065    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[63]_1
    SLICE_X96Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X96Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[63]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X96Y147        FDCE (Setup_fdce_C_D)        0.076    10.354    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[63]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 10.004ns (67.595%)  route 4.796ns (32.405%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.935 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/O[0]
                         net (fo=1, routed)           0.507    12.442    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[55][0]
    SLICE_X98Y148        LUT6 (Prop_lut6_I0_O)        0.238    12.680 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[52]_i_2/O
                         net (fo=1, routed)           0.228    12.908    cpu/m_Mips/m_Divider/data_o_reg[52]
    SLICE_X99Y148        LUT5 (Prop_lut5_I1_O)        0.105    13.013 r  cpu/m_Mips/m_Divider/data_o[52]_i_1/O
                         net (fo=1, routed)           0.000    13.013    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[52]_1
    SLICE_X99Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[52]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y148        FDCE (Setup_fdce_C_D)        0.033    10.311    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[52]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.701ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 10.290ns (69.546%)  route 4.506ns (30.454%))
  Logic Levels:           29  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.957 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3_n_1
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.214 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[63]_i_4/O[1]
                         net (fo=1, routed)           0.329    12.543    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[63][1]
    SLICE_X99Y149        LUT6 (Prop_lut6_I0_O)        0.245    12.788 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[61]_i_2/O
                         net (fo=1, routed)           0.116    12.904    cpu/m_Mips/m_Divider/data_o_reg[61]
    SLICE_X99Y149        LUT5 (Prop_lut5_I1_O)        0.105    13.009 r  cpu/m_Mips/m_Divider/data_o[61]_i_1/O
                         net (fo=1, routed)           0.000    13.009    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[61]_1
    SLICE_X99Y149        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y149        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[61]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y149        FDCE (Setup_fdce_C_D)        0.030    10.308    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[61]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                 -2.701    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.753ns  (logic 10.231ns (69.348%)  route 4.522ns (30.652%))
  Logic Levels:           29  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.957 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3_n_1
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    12.156 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.346    12.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[63][2]
    SLICE_X99Y149        LUT6 (Prop_lut6_I0_O)        0.244    12.746 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[62]_i_2/O
                         net (fo=1, routed)           0.116    12.861    cpu/m_Mips/m_Divider/data_o_reg[62]
    SLICE_X99Y149        LUT5 (Prop_lut5_I1_O)        0.105    12.966 r  cpu/m_Mips/m_Divider/data_o[62]_i_1/O
                         net (fo=1, routed)           0.000    12.966    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[62]_1
    SLICE_X99Y149        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y149        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[62]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y149        FDCE (Setup_fdce_C_D)        0.033    10.311    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[62]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.752ns  (logic 9.800ns (66.433%)  route 4.952ns (33.567%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.719 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/O[3]
                         net (fo=1, routed)           0.578    12.297    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[43][3]
    SLICE_X99Y145        LUT6 (Prop_lut6_I0_O)        0.250    12.547 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[43]_i_2/O
                         net (fo=1, routed)           0.313    12.860    cpu/m_Mips/m_Divider/data_o_reg[43]
    SLICE_X99Y145        LUT5 (Prop_lut5_I1_O)        0.105    12.965 r  cpu/m_Mips/m_Divider/data_o[43]_i_1/O
                         net (fo=1, routed)           0.000    12.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[43]_1
    SLICE_X99Y145        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y145        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[43]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y145        FDCE (Setup_fdce_C_D)        0.033    10.311    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[43]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 10.200ns (69.040%)  route 4.574ns (30.960%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    12.119 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/O[3]
                         net (fo=1, routed)           0.388    12.507    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[59][3]
    SLICE_X96Y147        LUT6 (Prop_lut6_I0_O)        0.250    12.757 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[59]_i_2/O
                         net (fo=1, routed)           0.125    12.882    cpu/m_Mips/m_Divider/data_o_reg[59]
    SLICE_X96Y147        LUT5 (Prop_lut5_I1_O)        0.105    12.987 r  cpu/m_Mips/m_Divider/data_o[59]_i_1/O
                         net (fo=1, routed)           0.000    12.987    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[59]_1
    SLICE_X96Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X96Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[59]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X96Y147        FDCE (Setup_fdce_C_D)        0.072    10.350    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[59]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                 -2.637    

Slack (VIOLATED) :        -2.604ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.740ns  (logic 10.090ns (68.455%)  route 4.650ns (31.545%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 10.883 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.014 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/O[1]
                         net (fo=1, routed)           0.467    12.481    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[55][1]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.245    12.726 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[53]_i_2/O
                         net (fo=1, routed)           0.122    12.848    cpu/m_Mips/m_Divider/data_o_reg[53]
    SLICE_X94Y147        LUT5 (Prop_lut5_I1_O)        0.105    12.953 r  cpu/m_Mips/m_Divider/data_o[53]_i_1/O
                         net (fo=1, routed)           0.000    12.953    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[53]_1
    SLICE_X94Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.298    10.883    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X94Y147        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[53]/C
                         clock pessimism             -0.521    10.362    
                         clock uncertainty           -0.087    10.275    
    SLICE_X94Y147        FDCE (Setup_fdce_C_D)        0.074    10.349    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[53]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -2.604    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.696ns  (logic 10.190ns (69.339%)  route 4.506ns (30.661%))
  Logic Levels:           28  (CARRY4=17 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.114 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/O[1]
                         net (fo=1, routed)           0.329    12.443    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[59][1]
    SLICE_X99Y148        LUT6 (Prop_lut6_I0_O)        0.245    12.688 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[57]_i_2/O
                         net (fo=1, routed)           0.116    12.804    cpu/m_Mips/m_Divider/data_o_reg[57]
    SLICE_X99Y148        LUT5 (Prop_lut5_I1_O)        0.105    12.909 r  cpu/m_Mips/m_Divider/data_o[57]_i_1/O
                         net (fo=1, routed)           0.000    12.909    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[57]_1
    SLICE_X99Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[57]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y148        FDCE (Setup_fdce_C_D)        0.030    10.308    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[57]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.598ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.739ns  (logic 10.204ns (69.232%)  route 4.535ns (30.768%))
  Logic Levels:           29  (CARRY4=18 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.757 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.757    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3_n_1
    SLICE_X98Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.857 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.857    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[55]_i_3_n_1
    SLICE_X98Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.957 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[59]_i_3_n_1
    SLICE_X98Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.135 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[63]_i_4/O[0]
                         net (fo=1, routed)           0.242    12.378    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[63][0]
    SLICE_X96Y147        LUT6 (Prop_lut6_I0_O)        0.238    12.616 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[60]_i_2/O
                         net (fo=1, routed)           0.232    12.847    cpu/m_Mips/m_Divider/data_o_reg[60]
    SLICE_X96Y148        LUT5 (Prop_lut5_I1_O)        0.105    12.952 r  cpu/m_Mips/m_Divider/data_o[60]_i_1/O
                         net (fo=1, routed)           0.000    12.952    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[60]_1
    SLICE_X96Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X96Y148        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[60]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X96Y148        FDCE (Setup_fdce_C_D)        0.076    10.354    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[60]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -2.598    

Slack (VIOLATED) :        -2.581ns  (required time - arrival time)
  Source:                 cpu_resetn_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        14.675ns  (logic 9.904ns (67.487%)  route 4.771ns (32.513%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.886ns = ( 10.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.401    -1.787    cpu_clk
    SLICE_X96Y132        FDRE                                         r  cpu_resetn_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_fdre_C_Q)         0.433    -1.354 r  cpu_resetn_reg_rep__1/Q
                         net (fo=91, routed)          0.389    -0.965    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_96
    SLICE_X97Y130        LUT2 (Prop_lut2_I1_O)        0.105    -0.860 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_whi/mul_tmp_i_160/O
                         net (fo=32, routed)          0.530    -0.330    cpu/m_Mips/m_hi_fw_mux/hi_fw_sel[0]
    SLICE_X98Y129        LUT6 (Prop_lut6_I3_O)        0.105    -0.225 f  cpu/m_Mips/m_hi_fw_mux/mul_tmp_i_158/O
                         net (fo=4, routed)           0.487     0.262    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/hi_fw_mux_data[1]
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.105     0.367 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153/O
                         net (fo=1, routed)           0.590     0.957    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_153_n_1
    SLICE_X95Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.502 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.502    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_70_n_1
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.600 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65/CO[3]
                         net (fo=1, routed)           0.000     1.600    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_65_n_1
    SLICE_X95Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.698 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60/CO[3]
                         net (fo=1, routed)           0.000     1.698    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_60_n_1
    SLICE_X95Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.963 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_55/O[1]
                         net (fo=2, routed)           0.412     2.374    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/sec_opnum0[13]
    SLICE_X103Y138       LUT4 (Prop_lut4_I3_O)        0.250     2.624 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_alusrc1_sel/mul_tmp_i_18/O
                         net (fo=2, routed)           0.328     2.952    cpu/m_Mips/m_ALU/mul_op1[13]
    DSP48_X6Y54          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.244     6.196 r  cpu/m_Mips/m_ALU/mul_tmp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.198    cpu/m_Mips/m_ALU/mul_tmp__1_n_107
    DSP48_X6Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     7.469 r  cpu/m_Mips/m_ALU/mul_tmp__2/P[0]
                         net (fo=2, routed)           0.527     7.996    cpu/m_Mips/m_ALU/p_1_in__0[17]
    SLICE_X96Y135        LUT2 (Prop_lut2_I0_O)        0.105     8.101 r  cpu/m_Mips/m_ALU/data_o[19]_i_11__2/O
                         net (fo=1, routed)           0.000     8.101    cpu/m_Mips/m_ALU/data_o[19]_i_11__2_n_1
    SLICE_X96Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.545 r  cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    cpu/m_Mips/m_ALU/data_o_reg[19]_i_4__1_n_1
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.645    cpu/m_Mips/m_ALU/data_o_reg[23]_i_4__1_n_1
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.902 f  cpu/m_Mips/m_ALU/data_o_reg[27]_i_4__1/O[1]
                         net (fo=4, routed)           0.412     9.314    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/mul_tmp__3[9]
    SLICE_X97Y138        LUT1 (Prop_lut1_I0_O)        0.245     9.559 r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o[28]_i_7__0/O
                         net (fo=1, routed)           0.000     9.559    cpu/m_Mips/m_ALU/data_o[25]_i_2__3[0]
    SLICE_X97Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.999 r  cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.999    cpu/m_Mips/m_ALU/data_o_reg[28]_i_3__1_n_1
    SLICE_X97Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.179 r  cpu/m_Mips/m_ALU/data_o_reg[31]_i_14/O[0]
                         net (fo=3, routed)           0.385    10.564    cpu/m_Mips/m_ALU/mult_result0[28]
    SLICE_X98Y139        LUT5 (Prop_lut5_I0_O)        0.249    10.813 r  cpu/m_Mips/m_ALU/data_o[31]_i_6__1/O
                         net (fo=1, routed)           0.000    10.813    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[28]_i_2__3[1]
    SLICE_X98Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.257 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.257    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[31]_i_3__1_n_1
    SLICE_X98Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.357 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.357    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[35]_i_3_n_1
    SLICE_X98Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.457 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.457    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[39]_i_3_n_1
    SLICE_X98Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.557 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.557    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[43]_i_3_n_1
    SLICE_X98Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.657 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.657    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[47]_i_3_n_1
    SLICE_X98Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.835 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[51]_i_3/O[0]
                         net (fo=1, routed)           0.316    12.152    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o_reg[51][0]
    SLICE_X99Y145        LUT6 (Prop_lut6_I0_O)        0.238    12.390 r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_aluop/data_o[48]_i_2/O
                         net (fo=1, routed)           0.394    12.784    cpu/m_Mips/m_Divider/data_o_reg[48]
    SLICE_X99Y146        LUT5 (Prop_lut5_I1_O)        0.105    12.889 r  cpu/m_Mips/m_Divider/data_o[48]_i_1/O
                         net (fo=1, routed)           0.000    12.889    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[48]_1
    SLICE_X99Y146        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.301    10.886    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/n_0_4871_BUFG
    SLICE_X99Y146        FDCE                                         r  cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[48]/C
                         clock pessimism             -0.521    10.365    
                         clock uncertainty           -0.087    10.278    
    SLICE_X99Y146        FDCE (Setup_fdce_C_D)        0.030    10.308    cpu/m_Mips/m_EXE_MEM_REG_PACKED/m_EXE_MEM_REG/m_EXE_MEM_MulDiv_result/data_o_reg[48]
  -------------------------------------------------------------------
                         required time                         10.308    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                 -2.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/m_Mips/m_hi_lo_reg/hi_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 11.096 - 10.000 ) 
    Source Clock Delay      (SCD):    0.509ns = ( 10.509 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    10.253 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    10.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523     8.295 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.880 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.707     9.587    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     9.632 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259     9.891    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.917 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.592    10.509    cpu/m_Mips/m_hi_lo_reg/n_0_4871_BUFG
    SLICE_X121Y142       FDCE                                         r  cpu/m_Mips/m_hi_lo_reg/hi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y142       FDCE (Prop_fdce_C_Q)         0.141    10.650 r  cpu/m_Mips/m_hi_lo_reg/hi_reg[30]/Q
                         net (fo=1, routed)           0.051    10.701    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[30]_2
    SLICE_X120Y142       LUT5 (Prop_lut5_I1_O)        0.045    10.746 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[30]_i_1__2/O
                         net (fo=1, routed)           0.000    10.746    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/data_o_reg[31]_1[30]
    SLICE_X120Y142       FDCE                                         r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.863    11.096    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/n_0_4871_BUFG
    SLICE_X120Y142       FDCE                                         r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/data_o_reg[30]/C
                         clock pessimism             -0.575    10.522    
    SLICE_X120Y142       FDCE (Hold_fdce_C_D)         0.121    10.643    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_hi/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.643    
                         arrival time                          10.746    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/m_Mips/m_hi_lo_reg/lo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/data_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 11.098 - 10.000 ) 
    Source Clock Delay      (SCD):    0.511ns = ( 10.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    10.253 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    10.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523     8.295 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.880 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.707     9.587    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     9.632 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.259     9.891    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.917 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.594    10.511    cpu/m_Mips/m_hi_lo_reg/n_0_4871_BUFG
    SLICE_X125Y143       FDCE                                         r  cpu/m_Mips/m_hi_lo_reg/lo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y143       FDCE (Prop_fdce_C_Q)         0.141    10.652 r  cpu/m_Mips/m_hi_lo_reg/lo_reg[27]/Q
                         net (fo=1, routed)           0.053    10.705    cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o_reg[27]_1
    SLICE_X124Y143       LUT5 (Prop_lut5_I1_O)        0.045    10.750 r  cpu/m_Mips/m_MEM_WB_REG_PACKED/data_o[27]_i_1__1/O
                         net (fo=1, routed)           0.000    10.750    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/data_o_reg[31]_1[27]
    SLICE_X124Y143       FDCE                                         r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.865    11.098    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/n_0_4871_BUFG
    SLICE_X124Y143       FDCE                                         r  cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/data_o_reg[27]/C
                         clock pessimism             -0.575    10.524    
    SLICE_X124Y143       FDCE (Hold_fdce_C_D)         0.121    10.645    cpu/m_Mips/m_ID_EXE_REG_PACKED/m_ID_EXE_REG/m_ID_EXE_lo/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.645    
                         arrival time                          10.750    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.590    -0.530    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y161       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_r1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.334    confreg/timer_r1[9]
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.860    -0.290    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[9]/C
                         clock pessimism             -0.240    -0.530    
    SLICE_X127Y161       FDRE (Hold_fdre_C_D)         0.078    -0.452    confreg/timer_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[27]/Q
                         net (fo=1, routed)           0.055    -0.338    confreg/timer_r1[27]
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[27]/C
                         clock pessimism             -0.238    -0.534    
    SLICE_X125Y167       FDRE (Hold_fdre_C_D)         0.078    -0.456    confreg/timer_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.590    -0.530    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y161       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_r1_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.334    confreg/timer_r1[15]
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.860    -0.290    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[15]/C
                         clock pessimism             -0.240    -0.530    
    SLICE_X127Y161       FDRE (Hold_fdre_C_D)         0.076    -0.454    confreg/timer_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y164       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.337    confreg/timer_r1[3]
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.856    -0.294    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r2_reg[3]/C
                         clock pessimism             -0.239    -0.533    
    SLICE_X123Y164       FDRE (Hold_fdre_C_D)         0.076    -0.457    confreg/timer_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.055    -0.338    confreg/timer_r1[26]
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.238    -0.534    
    SLICE_X125Y167       FDRE (Hold_fdre_C_D)         0.076    -0.458    confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.590    -0.530    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y161       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_r1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.334    confreg/timer_r1[11]
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.860    -0.290    confreg/cpu_clk
    SLICE_X127Y161       FDRE                                         r  confreg/timer_r2_reg[11]/C
                         clock pessimism             -0.240    -0.530    
    SLICE_X127Y161       FDRE (Hold_fdre_C_D)         0.075    -0.455    confreg/timer_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y164       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.337    confreg/timer_r1[1]
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.856    -0.294    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r2_reg[1]/C
                         clock pessimism             -0.239    -0.533    
    SLICE_X123Y164       FDRE (Hold_fdre_C_D)         0.075    -0.458    confreg/timer_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.586    -0.534    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.338    confreg/timer_r1[23]
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.238    -0.534    
    SLICE_X125Y167       FDRE (Hold_fdre_C_D)         0.075    -0.459    confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y29    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y29    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y32    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y32    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y35    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y35    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y131  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y131  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X106Y135  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X106Y135  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y131  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X102Y131  cpu/m_Mips/m_COP0/COP0_Badvaddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X121Y161  confreg/btn_key_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y162  confreg/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X121Y161  confreg/btn_key_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X119Y161  confreg/btn_key_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X117Y161  confreg/btn_key_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X121Y162  confreg/btn_key_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X121Y161  confreg/btn_key_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X120Y162  confreg/btn_key_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X116Y162  confreg/btn_key_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.777ns (48.456%)  route 1.890ns (51.544%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.627 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    confreg/timer_reg[24]_i_1_n_1
    SLICE_X126Y169       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.892 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.892    confreg/timer_reg[28]_i_1_n_7
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.438     8.191    
                         clock uncertainty           -0.077     8.113    
    SLICE_X126Y169       FDRE (Setup_fdre_C_D)        0.059     8.172    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.772ns (48.385%)  route 1.890ns (51.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.627 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    confreg/timer_reg[24]_i_1_n_1
    SLICE_X126Y169       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.887 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    confreg/timer_reg[28]_i_1_n_5
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.438     8.191    
                         clock uncertainty           -0.077     8.113    
    SLICE_X126Y169       FDRE (Setup_fdre_C_D)        0.059     8.172    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.712ns (47.526%)  route 1.890ns (52.474%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.627 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    confreg/timer_reg[24]_i_1_n_1
    SLICE_X126Y169       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.827 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    confreg/timer_reg[28]_i_1_n_6
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.438     8.191    
                         clock uncertainty           -0.077     8.113    
    SLICE_X126Y169       FDRE (Setup_fdre_C_D)        0.059     8.172    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.693ns (47.247%)  route 1.890ns (52.753%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.627 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    confreg/timer_reg[24]_i_1_n_1
    SLICE_X126Y169       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.808 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    confreg/timer_reg[28]_i_1_n_8
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.438     8.191    
                         clock uncertainty           -0.077     8.113    
    SLICE_X126Y169       FDRE (Setup_fdre_C_D)        0.059     8.172    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.679ns (47.041%)  route 1.890ns (52.959%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.794 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.794    confreg/timer_reg[24]_i_1_n_7
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.297     8.630    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.438     8.192    
                         clock uncertainty           -0.077     8.114    
    SLICE_X126Y168       FDRE (Setup_fdre_C_D)        0.059     8.173    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.674ns (46.966%)  route 1.890ns (53.034%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.789 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    confreg/timer_reg[24]_i_1_n_5
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.297     8.630    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.438     8.192    
                         clock uncertainty           -0.077     8.114    
    SLICE_X126Y168       FDRE (Setup_fdre_C_D)        0.059     8.173    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.614ns (46.058%)  route 1.890ns (53.942%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.729 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.729    confreg/timer_reg[24]_i_1_n_6
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.297     8.630    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.438     8.192    
                         clock uncertainty           -0.077     8.114    
    SLICE_X126Y168       FDRE (Setup_fdre_C_D)        0.059     8.173    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.595ns (45.764%)  route 1.890ns (54.236%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 8.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.529 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.529    confreg/timer_reg[20]_i_1_n_1
    SLICE_X126Y168       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.710 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.710    confreg/timer_reg[24]_i_1_n_8
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.297     8.630    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.438     8.192    
                         clock uncertainty           -0.077     8.114    
    SLICE_X126Y168       FDRE (Setup_fdre_C_D)        0.059     8.173    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.581ns (45.545%)  route 1.890ns (54.455%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.696 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.696    confreg/timer_reg[20]_i_1_n_7
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.438     8.193    
                         clock uncertainty           -0.077     8.115    
    SLICE_X126Y167       FDRE (Setup_fdre_C_D)        0.059     8.174    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.576ns (45.467%)  route 1.890ns (54.533%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.775    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379    -1.396 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.890     0.494    confreg/write_timer_begin_r2
    SLICE_X126Y162       LUT4 (Prop_lut4_I3_O)        0.105     0.599 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.599    confreg/timer[0]_i_6_n_1
    SLICE_X126Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.039 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    confreg/timer_reg[0]_i_1_n_1
    SLICE_X126Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.137 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.137    confreg/timer_reg[4]_i_1_n_1
    SLICE_X126Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.235 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.235    confreg/timer_reg[8]_i_1_n_1
    SLICE_X126Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.333 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.333    confreg/timer_reg[12]_i_1_n_1
    SLICE_X126Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.431 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.431    confreg/timer_reg[16]_i_1_n_1
    SLICE_X126Y167       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.691 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.691    confreg/timer_reg[20]_i_1_n_5
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.438     8.193    
                         clock uncertainty           -0.077     8.115    
    SLICE_X126Y167       FDRE (Setup_fdre_C_D)        0.059     8.174    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  6.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.528    confreg/timer_clk
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.278    confreg/conf_wdata_r1[1]
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.288    confreg/timer_clk
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.240    -0.528    
    SLICE_X127Y154       FDRE (Hold_fdre_C_D)         0.072    -0.456    confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.277    confreg/conf_wdata_r1[11]
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.224    -0.513    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.053    -0.460    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.701%)  route 0.120ns (48.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y158       FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.120    -0.281    confreg/conf_wdata_r1[7]
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.203    -0.492    
    SLICE_X127Y158       FDRE (Hold_fdre_C_D)         0.025    -0.467    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X127Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.170    -0.218    confreg/conf_wdata_r1[16]
    SLICE_X127Y162       FDRE                                         r  confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.859    -0.292    confreg/timer_clk
    SLICE_X127Y162       FDRE                                         r  confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.224    -0.516    
    SLICE_X127Y162       FDRE (Hold_fdre_C_D)         0.075    -0.441    confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.167    -0.221    confreg/conf_wdata_r1[6]
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.240    -0.529    
    SLICE_X127Y158       FDRE (Hold_fdre_C_D)         0.076    -0.453    confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.175    -0.213    confreg/conf_wdata_r1[13]
    SLICE_X127Y162       FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.859    -0.292    confreg/timer_clk
    SLICE_X127Y162       FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.203    -0.495    
    SLICE_X127Y162       FDRE (Hold_fdre_C_D)         0.047    -0.448    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.181    -0.207    confreg/conf_wdata_r1[10]
    SLICE_X130Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X130Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.224    -0.513    
    SLICE_X130Y158       FDRE (Hold_fdre_C_D)         0.070    -0.443    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_begin_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.530    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/write_timer_begin_r1_reg/Q
                         net (fo=1, routed)           0.171    -0.218    confreg/write_timer_begin_r1
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.290    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
                         clock pessimism             -0.240    -0.530    
    SLICE_X126Y160       FDRE (Hold_fdre_C_D)         0.066    -0.464    confreg/write_timer_begin_r2_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.797%)  route 0.178ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.591    -0.529    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y158       FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.223    confreg/conf_wdata_r1[5]
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X127Y158       FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.203    -0.492    
    SLICE_X127Y158       FDRE (Hold_fdre_C_D)         0.018    -0.474    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.166%)  route 0.170ns (50.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.528    confreg/timer_clk
    SLICE_X128Y156       FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y156       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.170    -0.194    confreg/conf_wdata_r1[9]
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.224    -0.513    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.064    -0.449    confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X127Y154  confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y158  confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y158  confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y158  confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y158  confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y156  confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y158  confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X127Y159  confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y166  confreg/timer_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y166  confreg/timer_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y166  confreg/timer_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y166  confreg/timer_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X127Y154  confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X127Y154  confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X127Y154  confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y156  confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y156  confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y158  confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X128Y156  confreg/conf_wdata_r1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.959ns  (logic 0.379ns (19.344%)  route 1.580ns (80.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns = ( 8.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.405     8.218    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y167       FDRE (Prop_fdre_C_Q)         0.379     8.597 r  confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.580    10.177    confreg/timer_reg[21]
    SLICE_X127Y167       FDRE                                         r  confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.298    18.631    confreg/cpu_clk
    SLICE_X127Y167       FDRE                                         r  confreg/timer_r1_reg[21]/C
                         clock pessimism             -0.597    18.034    
                         clock uncertainty           -0.207    17.827    
    SLICE_X127Y167       FDRE (Setup_fdre_C_D)       -0.059    17.768    confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         17.768    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.931ns  (logic 0.379ns (19.632%)  route 1.552ns (80.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns = ( 8.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.410     8.223    confreg/timer_clk
    SLICE_X126Y163       FDRE                                         r  confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.379     8.602 r  confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.552    10.153    confreg/timer_reg[6]
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.299    18.632    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.597    18.035    
                         clock uncertainty           -0.207    17.828    
    SLICE_X123Y164       FDRE (Setup_fdre_C_D)       -0.039    17.789    confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.789    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.877ns  (logic 0.379ns (20.191%)  route 1.498ns (79.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.783ns = ( 8.217 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.404     8.217    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y168       FDRE (Prop_fdre_C_Q)         0.379     8.596 r  confreg/timer_reg[24]/Q
                         net (fo=2, routed)           1.498    10.094    confreg/timer_reg[24]
    SLICE_X127Y169       FDRE                                         r  confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.296    18.629    confreg/cpu_clk
    SLICE_X127Y169       FDRE                                         r  confreg/timer_r1_reg[24]/C
                         clock pessimism             -0.597    18.032    
                         clock uncertainty           -0.207    17.825    
    SLICE_X127Y169       FDRE (Setup_fdre_C_D)       -0.059    17.766    confreg/timer_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         17.766    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.900ns  (logic 0.379ns (19.943%)  route 1.521ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.782ns = ( 8.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.405     8.218    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y167       FDRE (Prop_fdre_C_Q)         0.379     8.597 r  confreg/timer_reg[22]/Q
                         net (fo=2, routed)           1.521    10.118    confreg/timer_reg[22]
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.299    18.632    confreg/cpu_clk
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[22]/C
                         clock pessimism             -0.597    18.035    
                         clock uncertainty           -0.207    17.828    
    SLICE_X128Y167       FDRE (Setup_fdre_C_D)       -0.031    17.797    confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         17.797    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.868ns  (logic 0.379ns (20.285%)  route 1.489ns (79.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns = ( 8.219 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.406     8.219    confreg/timer_clk
    SLICE_X126Y166       FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y166       FDRE (Prop_fdre_C_Q)         0.379     8.598 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           1.489    10.087    confreg/timer_reg[17]
    SLICE_X127Y167       FDRE                                         r  confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.298    18.631    confreg/cpu_clk
    SLICE_X127Y167       FDRE                                         r  confreg/timer_r1_reg[17]/C
                         clock pessimism             -0.597    18.034    
                         clock uncertainty           -0.207    17.827    
    SLICE_X127Y167       FDRE (Setup_fdre_C_D)       -0.047    17.780    confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.880ns  (logic 0.379ns (20.162%)  route 1.501ns (79.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.775ns = ( 8.225 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412     8.225    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y160       FDRE (Prop_fdre_C_Q)         0.379     8.604 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.501    10.104    confreg/write_timer_begin_r2
    SLICE_X125Y159       FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.304    18.637    confreg/cpu_clk
    SLICE_X125Y159       FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.597    18.040    
                         clock uncertainty           -0.207    17.833    
    SLICE_X125Y159       FDRE (Setup_fdre_C_D)       -0.032    17.801    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         17.801    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.834ns  (logic 0.379ns (20.664%)  route 1.455ns (79.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 8.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.408     8.221    confreg/timer_clk
    SLICE_X126Y164       FDRE                                         r  confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y164       FDRE (Prop_fdre_C_Q)         0.379     8.600 r  confreg/timer_reg[8]/Q
                         net (fo=2, routed)           1.455    10.055    confreg/timer_reg[8]
    SLICE_X130Y162       FDRE                                         r  confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.303    18.636    confreg/cpu_clk
    SLICE_X130Y162       FDRE                                         r  confreg/timer_r1_reg[8]/C
                         clock pessimism             -0.597    18.039    
                         clock uncertainty           -0.207    17.832    
    SLICE_X130Y162       FDRE (Setup_fdre_C_D)       -0.042    17.790    confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         17.790    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.831ns  (logic 0.379ns (20.694%)  route 1.452ns (79.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns = ( 8.219 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.406     8.219    confreg/timer_clk
    SLICE_X126Y166       FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y166       FDRE (Prop_fdre_C_Q)         0.379     8.598 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           1.452    10.050    confreg/timer_reg[16]
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.299    18.632    confreg/cpu_clk
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism             -0.597    18.035    
                         clock uncertainty           -0.207    17.828    
    SLICE_X128Y167       FDRE (Setup_fdre_C_D)       -0.033    17.795    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.823ns  (logic 0.379ns (20.795%)  route 1.444ns (79.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.777ns = ( 8.223 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.410     8.223    confreg/timer_clk
    SLICE_X126Y163       FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.379     8.602 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           1.444    10.045    confreg/timer_reg[7]
    SLICE_X120Y164       FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.299    18.632    confreg/cpu_clk
    SLICE_X120Y164       FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism             -0.597    18.035    
                         clock uncertainty           -0.207    17.828    
    SLICE_X120Y164       FDRE (Setup_fdre_C_D)       -0.027    17.801    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         17.801    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.773ns  (logic 0.379ns (21.380%)  route 1.394ns (78.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 18.628 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.784ns = ( 8.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404    12.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646     5.175 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     6.731    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.812 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.403     8.216    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y169       FDRE (Prop_fdre_C_Q)         0.379     8.595 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.394     9.988    confreg/timer_reg[30]
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.295    18.628    confreg/cpu_clk
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.597    18.031    
                         clock uncertainty           -0.207    17.824    
    SLICE_X126Y170       FDRE (Setup_fdre_C_D)       -0.073    17.751    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  7.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y168       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.595     0.201    confreg/timer_reg[25]
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[25]/C
                         clock pessimism              0.085    -0.211    
                         clock uncertainty            0.207    -0.004    
    SLICE_X125Y167       FDRE (Hold_fdre_C_D)         0.047     0.043    confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (18.994%)  route 0.601ns (81.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y169       FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.601     0.207    confreg/timer_reg[28]
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.851    -0.299    confreg/cpu_clk
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[28]/C
                         clock pessimism              0.085    -0.214    
                         clock uncertainty            0.207    -0.007    
    SLICE_X126Y170       FDRE (Hold_fdre_C_D)         0.046     0.039    confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.906%)  route 0.605ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X126Y168       FDRE                                         r  confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y168       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.605     0.211    confreg/timer_reg[27]
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X125Y167       FDRE                                         r  confreg/timer_r1_reg[27]/C
                         clock pessimism              0.085    -0.211    
                         clock uncertainty            0.207    -0.004    
    SLICE_X125Y167       FDRE (Hold_fdre_C_D)         0.047     0.043    confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.925%)  route 0.604ns (81.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.531    confreg/timer_clk
    SLICE_X126Y162       FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y162       FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.604     0.214    confreg/timer_reg[1]
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.856    -0.294    confreg/cpu_clk
    SLICE_X123Y164       FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism              0.085    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X123Y164       FDRE (Hold_fdre_C_D)         0.046     0.044    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.081%)  route 0.639ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.532    confreg/timer_clk
    SLICE_X126Y163       FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.639     0.248    confreg/timer_reg[5]
    SLICE_X121Y162       FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.858    -0.293    confreg/cpu_clk
    SLICE_X121Y162       FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism              0.085    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X121Y162       FDRE (Hold_fdre_C_D)         0.075     0.074    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.659%)  route 0.615ns (81.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y169       FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.615     0.220    confreg/timer_reg[29]
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.851    -0.299    confreg/cpu_clk
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.085    -0.214    
                         clock uncertainty            0.207    -0.007    
    SLICE_X126Y170       FDRE (Hold_fdre_C_D)         0.047     0.040    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.103%)  route 0.638ns (81.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y167       FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.638     0.245    confreg/timer_reg[20]
    SLICE_X127Y169       FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.852    -0.298    confreg/cpu_clk
    SLICE_X127Y169       FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism              0.085    -0.213    
                         clock uncertainty            0.207    -0.006    
    SLICE_X127Y169       FDRE (Hold_fdre_C_D)         0.070     0.064    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.561%)  route 0.619ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y169       FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.619     0.224    confreg/timer_reg[31]
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.851    -0.299    confreg/cpu_clk
    SLICE_X126Y170       FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism              0.085    -0.214    
                         clock uncertainty            0.207    -0.007    
    SLICE_X126Y170       FDRE (Hold_fdre_C_D)         0.047     0.040    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.752%)  route 0.653ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    confreg/timer_clk
    SLICE_X126Y166       FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y166       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.653     0.261    confreg/timer_reg[19]
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.854    -0.296    confreg/cpu_clk
    SLICE_X128Y167       FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.085    -0.211    
                         clock uncertainty            0.207    -0.004    
    SLICE_X128Y167       FDRE (Hold_fdre_C_D)         0.076     0.072    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.138%)  route 0.636ns (81.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.531    confreg/timer_clk
    SLICE_X126Y162       FDRE                                         r  confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y162       FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.636     0.247    confreg/timer_reg[0]
    SLICE_X120Y164       FDRE                                         r  confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.856    -0.294    confreg/cpu_clk
    SLICE_X120Y164       FDRE                                         r  confreg/timer_r1_reg[0]/C
                         clock pessimism              0.085    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X120Y164       FDRE (Hold_fdre_C_D)         0.059     0.057    confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.538ns (11.545%)  route 4.122ns (88.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.123     2.886    confreg/num_a_g_reg[0]_0
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.597     8.032    
                         clock uncertainty           -0.207     7.825    
    SLICE_X126Y169       FDRE (Setup_fdre_C_R)       -0.352     7.473    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.538ns (11.545%)  route 4.122ns (88.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.123     2.886    confreg/num_a_g_reg[0]_0
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.597     8.032    
                         clock uncertainty           -0.207     7.825    
    SLICE_X126Y169       FDRE (Setup_fdre_C_R)       -0.352     7.473    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.538ns (11.545%)  route 4.122ns (88.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.123     2.886    confreg/num_a_g_reg[0]_0
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.597     8.032    
                         clock uncertainty           -0.207     7.825    
    SLICE_X126Y169       FDRE (Setup_fdre_C_R)       -0.352     7.473    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.538ns (11.545%)  route 4.122ns (88.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.123     2.886    confreg/num_a_g_reg[0]_0
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.296     8.629    confreg/timer_clk
    SLICE_X126Y169       FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.597     8.032    
                         clock uncertainty           -0.207     7.825    
    SLICE_X126Y169       FDRE (Setup_fdre_C_R)       -0.352     7.473    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.538ns (11.559%)  route 4.116ns (88.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.117     2.880    confreg/num_a_g_reg[0]_0
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[20]/C
                         clock pessimism             -0.597     8.034    
                         clock uncertainty           -0.207     7.827    
    SLICE_X126Y167       FDRE (Setup_fdre_C_R)       -0.352     7.475    confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.538ns (11.559%)  route 4.116ns (88.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.117     2.880    confreg/num_a_g_reg[0]_0
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.597     8.034    
                         clock uncertainty           -0.207     7.827    
    SLICE_X126Y167       FDRE (Setup_fdre_C_R)       -0.352     7.475    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.538ns (11.559%)  route 4.116ns (88.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.117     2.880    confreg/num_a_g_reg[0]_0
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[22]/C
                         clock pessimism             -0.597     8.034    
                         clock uncertainty           -0.207     7.827    
    SLICE_X126Y167       FDRE (Setup_fdre_C_R)       -0.352     7.475    confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.538ns (11.559%)  route 4.116ns (88.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.117     2.880    confreg/num_a_g_reg[0]_0
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.298     8.631    confreg/timer_clk
    SLICE_X126Y167       FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.597     8.034    
                         clock uncertainty           -0.207     7.827    
    SLICE_X126Y167       FDRE (Setup_fdre_C_R)       -0.352     7.475    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.538ns (11.601%)  route 4.100ns (88.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.101     2.864    confreg/num_a_g_reg[0]_0
    SLICE_X126Y165       FDRE                                         r  confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.299     8.632    confreg/timer_clk
    SLICE_X126Y165       FDRE                                         r  confreg/timer_reg[12]/C
                         clock pessimism             -0.597     8.035    
                         clock uncertainty           -0.207     7.828    
    SLICE_X126Y165       FDRE (Setup_fdre_C_R)       -0.352     7.476    confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.538ns (11.601%)  route 4.100ns (88.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 f  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 r  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        2.101     2.864    confreg/num_a_g_reg[0]_0
    SLICE_X126Y165       FDRE                                         r  confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.299     8.632    confreg/timer_clk
    SLICE_X126Y165       FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism             -0.597     8.035    
                         clock uncertainty           -0.207     7.828    
    SLICE_X126Y165       FDRE (Setup_fdre_C_R)       -0.352     7.476    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  4.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.041%)  route 0.600ns (80.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.592    -0.528    confreg/cpu_clk
    SLICE_X127Y156       FDRE                                         r  confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y156       FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.600     0.213    confreg/conf_wdata_r[19]
    SLICE_X128Y156       FDRE                                         r  confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.288    confreg/timer_clk
    SLICE_X128Y156       FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.085    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X128Y156       FDRE (Hold_fdre_C_D)         0.059     0.063    confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.584%)  route 0.618ns (81.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.591    -0.529    confreg/cpu_clk
    SLICE_X129Y159       FDRE                                         r  confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.618     0.230    confreg/conf_wdata_r[27]
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.076     0.079    confreg/conf_wdata_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.128ns (18.426%)  route 0.567ns (81.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.591    -0.529    confreg/cpu_clk
    SLICE_X129Y159       FDRE                                         r  confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.567     0.166    confreg/conf_wdata_r[29]
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.007     0.010    confreg/conf_wdata_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.986%)  route 0.602ns (81.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.592    -0.528    confreg/cpu_clk
    SLICE_X127Y156       FDRE                                         r  confreg/conf_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y156       FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/conf_wdata_r_reg[2]/Q
                         net (fo=1, routed)           0.602     0.215    confreg/conf_wdata_r[2]
    SLICE_X128Y156       FDRE                                         r  confreg/conf_wdata_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.288    confreg/timer_clk
    SLICE_X128Y156       FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
                         clock pessimism              0.085    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X128Y156       FDRE (Hold_fdre_C_D)         0.052     0.056    confreg/conf_wdata_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.358%)  route 0.627ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.591    -0.529    confreg/cpu_clk
    SLICE_X129Y159       FDRE                                         r  confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.627     0.239    confreg/conf_wdata_r[24]
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X128Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X128Y159       FDRE (Hold_fdre_C_D)         0.075     0.078    confreg/conf_wdata_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.884%)  route 0.588ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.591    -0.529    confreg/cpu_clk
    SLICE_X129Y159       FDRE                                         r  confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.588     0.187    confreg/conf_wdata_r[31]
    SLICE_X130Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X130Y159       FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X130Y159       FDRE (Hold_fdre_C_D)         0.013     0.016    confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.164ns (21.130%)  route 0.612ns (78.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.592    -0.528    confreg/cpu_clk
    SLICE_X128Y154       FDRE                                         r  confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y154       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           0.612     0.248    confreg/conf_wdata_r[3]
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.288    confreg/timer_clk
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r1_reg[3]/C
                         clock pessimism              0.085    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X127Y154       FDRE (Hold_fdre_C_D)         0.070     0.074    confreg/conf_wdata_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.719%)  route 0.612ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.591    -0.529    confreg/cpu_clk
    SLICE_X129Y159       FDRE                                         r  confreg/conf_wdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r_reg[10]/Q
                         net (fo=1, routed)           0.612     0.224    confreg/conf_wdata_r[10]
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.861    -0.289    confreg/timer_clk
    SLICE_X129Y158       FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
                         clock pessimism              0.085    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X129Y158       FDRE (Hold_fdre_C_D)         0.046     0.049    confreg/conf_wdata_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.072%)  route 0.639ns (81.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.590    -0.530    confreg/cpu_clk
    SLICE_X125Y160       FDRE                                         r  confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y160       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.639     0.250    confreg/write_timer_begin
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.290    confreg/timer_clk
    SLICE_X126Y160       FDRE                                         r  confreg/write_timer_begin_r1_reg/C
                         clock pessimism              0.085    -0.205    
                         clock uncertainty            0.207     0.002    
    SLICE_X126Y160       FDRE (Hold_fdre_C_D)         0.070     0.072    confreg/write_timer_begin_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.051%)  route 0.615ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.592    -0.528    confreg/cpu_clk
    SLICE_X128Y154       FDRE                                         r  confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y154       FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.615     0.251    confreg/conf_wdata_r[1]
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.862    -0.288    confreg/timer_clk
    SLICE_X127Y154       FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
                         clock pessimism              0.085    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X127Y154       FDRE (Hold_fdre_C_D)         0.066     0.070    confreg/conf_wdata_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[16]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X97Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X97Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[16]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X97Y124        FDCE (Recov_fdce_C_CLR)     -0.331     9.932    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[18]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X97Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X97Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[18]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X97Y124        FDCE (Recov_fdce_C_CLR)     -0.331     9.932    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[31]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X97Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X97Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[31]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X97Y124        FDCE (Recov_fdce_C_CLR)     -0.331     9.932    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X97Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X97Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[4]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X97Y124        FDCE (Recov_fdce_C_CLR)     -0.331     9.932    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[27]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X96Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X96Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[27]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.292     9.971    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X96Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X96Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[10]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.258    10.005    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X96Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X96Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[13]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.258    10.005    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.538ns (5.395%)  route 9.434ns (94.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 10.871 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.435     8.198    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X96Y124        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.286    10.871    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X96Y124        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[7]/C
                         clock pessimism             -0.521    10.350    
                         clock uncertainty           -0.087    10.263    
    SLICE_X96Y124        FDCE (Recov_fdce_C_CLR)     -0.258    10.005    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[15]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 0.538ns (5.456%)  route 9.322ns (94.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 10.861 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.323     8.086    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X88Y126        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.276    10.861    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X88Y126        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[15]/C
                         clock pessimism             -0.521    10.340    
                         clock uncertainty           -0.087    10.253    
    SLICE_X88Y126        FDCE (Recov_fdce_C_CLR)     -0.292     9.961    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 0.538ns (5.456%)  route 9.322ns (94.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 10.861 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.414    -1.774    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.433    -1.341 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          1.999     0.658    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.105     0.763 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        7.323     8.086    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[0]_9
    SLICE_X88Y126        FDCE                                         f  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905     5.771 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.570     8.903    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.084     8.987 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     9.508    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.585 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        1.276    10.861    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/n_0_4871_BUFG
    SLICE_X88Y126        FDCE                                         r  cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[12]/C
                         clock pessimism             -0.521    10.340    
                         clock uncertainty           -0.087    10.253    
    SLICE_X88Y126        FDCE (Recov_fdce_C_CLR)     -0.258     9.995    cpu/m_Mips/m_IF_ID_REG_PACKED/m_IF_ID_REG/m_IF_ID_Instruction/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  1.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.068ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_Registers/registers_reg[21][14]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.209ns (11.981%)  route 1.535ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.562    21.210    cpu/m_Mips/m_Registers/cpu_resetn_reg
    SLICE_X102Y148       FDCE                                         f  cpu/m_Mips/m_Registers/registers_reg[21][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.857    11.090    cpu/m_Mips/m_Registers/n_0_4871_BUFG
    SLICE_X102Y148       FDCE                                         r  cpu/m_Mips/m_Registers/registers_reg[21][14]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X102Y148       FDCE (Remov_fdce_C_CLR)     -0.067    11.142    cpu/m_Mips/m_Registers/registers_reg[21][14]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          21.210    
  -------------------------------------------------------------------
                         slack                                 10.068    

Slack (MET) :             10.084ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.761ns  (logic 0.209ns (11.871%)  route 1.552ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.579    21.226    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X120Y163       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.856    11.090    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X120Y163       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[2]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X120Y163       FDCE (Remov_fdce_C_CLR)     -0.067    11.142    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          21.226    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.084ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[4]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.761ns  (logic 0.209ns (11.871%)  route 1.552ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.579    21.226    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X120Y163       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.856    11.090    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X120Y163       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[4]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X120Y163       FDCE (Remov_fdce_C_CLR)     -0.067    11.142    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          21.226    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.084ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[6]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.761ns  (logic 0.209ns (11.871%)  route 1.552ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.579    21.226    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X120Y163       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.856    11.090    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X120Y163       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[6]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X120Y163       FDCE (Remov_fdce_C_CLR)     -0.067    11.142    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          21.226    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.084ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[7]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.761ns  (logic 0.209ns (11.871%)  route 1.552ns (88.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.579    21.226    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X120Y163       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.856    11.090    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X120Y163       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[7]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X120Y163       FDCE (Remov_fdce_C_CLR)     -0.067    11.142    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.142    
                         arrival time                          21.226    
  -------------------------------------------------------------------
                         slack                                 10.084    

Slack (MET) :             10.093ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_Registers/registers_reg[30][14]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.209ns (11.981%)  route 1.535ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.562    21.210    cpu/m_Mips/m_Registers/cpu_resetn_reg
    SLICE_X103Y148       FDCE                                         f  cpu/m_Mips/m_Registers/registers_reg[30][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.857    11.090    cpu/m_Mips/m_Registers/n_0_4871_BUFG
    SLICE_X103Y148       FDCE                                         r  cpu/m_Mips/m_Registers/registers_reg[30][14]/C
                         clock pessimism              0.031    11.122    
                         clock uncertainty            0.087    11.209    
    SLICE_X103Y148       FDCE (Remov_fdce_C_CLR)     -0.092    11.117    cpu/m_Mips/m_Registers/registers_reg[30][14]
  -------------------------------------------------------------------
                         required time                        -11.117    
                         arrival time                          21.210    
  -------------------------------------------------------------------
                         slack                                 10.093    

Slack (MET) :             10.096ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.748ns  (logic 0.209ns (11.954%)  route 1.539ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 11.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.566    21.213    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X118Y162       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.858    11.091    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X118Y162       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]/C
                         clock pessimism              0.031    11.123    
                         clock uncertainty            0.087    11.210    
    SLICE_X118Y162       FDCE (Remov_fdce_C_CLR)     -0.092    11.118    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.118    
                         arrival time                          21.213    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.096ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.748ns  (logic 0.209ns (11.954%)  route 1.539ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 11.091 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.566    21.213    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X118Y162       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.858    11.091    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X118Y162       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[1]/C
                         clock pessimism              0.031    11.123    
                         clock uncertainty            0.087    11.210    
    SLICE_X118Y162       FDCE (Remov_fdce_C_CLR)     -0.092    11.118    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.118    
                         arrival time                          21.213    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.158ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.812ns  (logic 0.209ns (11.531%)  route 1.603ns (88.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 11.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.630    21.278    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[0]_3
    SLICE_X118Y161       FDCE                                         f  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.860    11.093    cpu/m_Mips/m_MEM_WB_REG_PACKED/n_0_4871_BUFG
    SLICE_X118Y161       FDCE                                         r  cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[5]/C
                         clock pessimism              0.031    11.125    
                         clock uncertainty            0.087    11.212    
    SLICE_X118Y161       FDCE (Remov_fdce_C_CLR)     -0.092    11.120    cpu/m_Mips/m_MEM_WB_REG_PACKED/MEM_WB_mem_rdata_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.120    
                         arrival time                          21.278    
  -------------------------------------------------------------------
                         slack                                 10.158    

Slack (MET) :             10.183ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/m_Mips/m_Registers/registers_reg[6][7]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.850ns  (logic 0.209ns (11.296%)  route 1.641ns (88.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 11.081 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 19.465 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565    20.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    18.295 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.854    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.880 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        0.585    19.465    cpu_clk
    SLICE_X112Y131       FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.164    19.629 r  cpu_resetn_reg/Q
                         net (fo=19, routed)          0.973    20.602    cpu/m_Mips/m_Registers/cpu_resetn
    SLICE_X111Y163       LUT1 (Prop_lut1_I0_O)        0.045    20.647 f  cpu/m_Mips/m_Registers/m_PCReg/PC_o[31]_i_3/O
                         net (fo=2553, routed)        0.668    21.315    cpu/m_Mips/m_Registers/cpu_resetn_reg
    SLICE_X94Y156        FDCE                                         f  cpu/m_Mips/m_Registers/registers_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    AC19                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441    10.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620    11.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     8.820    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.849 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1368, routed)        1.008     9.857    cpu_clk
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.056     9.913 r  n_0_4871_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    10.205    n_0_4871_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.234 r  n_0_4871_BUFG_inst/O
                         net (fo=2101, routed)        0.847    11.081    cpu/m_Mips/m_Registers/n_0_4871_BUFG
    SLICE_X94Y156        FDCE                                         r  cpu/m_Mips/m_Registers/registers_reg[6][7]/C
                         clock pessimism              0.031    11.113    
                         clock uncertainty            0.087    11.200    
    SLICE_X94Y156        FDCE (Remov_fdce_C_CLR)     -0.067    11.133    cpu/m_Mips/m_Registers/registers_reg[6][7]
  -------------------------------------------------------------------
                         required time                        -11.133    
                         arrival time                          21.315    
  -------------------------------------------------------------------
                         slack                                 10.183    





