// Seed: 1273326381
module module_0 (
    input tri1 id_0
);
  wire id_2;
  module_2 modCall_1 ();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_2;
  bit id_3, id_4, id_5, id_6, id_7;
  assign id_6 = id_6;
  initial id_6 <= "" == (-1);
  module_0 modCall_1 (id_0);
  wire id_8, id_9;
  wire id_10;
  reg id_11, id_12 = 1, id_13;
  wire id_14;
  tri  id_15 = id_0, id_16;
  assign id_5 = id_11;
endmodule
module module_2;
  wire id_2;
endmodule
