<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1674998970" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1674998953"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/Local_Maxima_Zybo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Attr Name="ImportTime" Val="1674995338"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VLSI/Local_Maxima_640_480/tb.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../Local_Maxima_640_480/tb.sv"/>
        <Attr Name="ImportTime" Val="1674280289"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VLSI/component.xml">
      <FileInfo SFType="IPXACT">
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/sources_1/imports/VLSI/component.xml"/>
        <Attr Name="ImportTime" Val="1674894609"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/overcookedlobster/Downloads/hdmi_out/bram_in_hdmi_test1.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Downloads/hdmi_out/bram_in_hdmi_test1.coe"/>
        <Attr Name="ImportTime" Val="1674621563"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/overcookedlobster/Documents/School/VLSI/Lainnya/local-maxima-zybo/bram_in_hdmi_test1.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/bram_in_hdmi_test1.coe"/>
        <Attr Name="ImportTime" Val="1674894609"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/zybo_lm.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/constrs_1/new/zybo_lm.xdc"/>
        <Attr Name="ImportTime" Val="1674995660"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/zybo_lm.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1674995476"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_hdmi_in_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_out_hdmi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_local_maxima_zybo_0_0"/>
</GenRun>
