================================================================================ 
Commit: 82e4ed4c0d10c6326c6330eb9a283deaead73999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:37:12 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI
Lavanya : Edited

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 752d5590a2d3c68e92c521280f29d987ad07c1b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 43ef4e5d01289cf6b943add04189f56c3ea2edc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:37:09 2021 -0700 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: db198f95311271781dafa6cbc9927cbeb16c154a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 9f68ee418c2c95777ace1f9abe377ccddd8c197d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:37:05 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P][COBALT][BKC][LP5][G3] Camera Preview is blank when only UF OV13858 Camera is enabled in BIOS for G3 Card.

Hsd-es-id: 16014721123
Original commit date: Fri Aug 27 15:31:59 2021 +0530
Change-Id: I2d76a2e80493f6e32b89bb8c0b24de10cad18c56
Original commit hash: 7cbc142edf6d5712869f09676fc506b69c062f14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: b19facdff9b9f3128412fef20e1cb5e814ade72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:37:01 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: 0abbcd883e24f572b2a2166fdb8707e61c87fb72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 74a553c5ebc0fdf94d55961b5fc7b87e7edd1161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:50 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 28dfcacfdf8754555dc516471535bec8609e70c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a7f594b6caaa8f01dd9f0bc68d6b10398c96f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:46 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: 62628befb7ce690ffbdcd27b5f8311beb0eedff8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3a42ccf8b24e7891cf8912d26a7c797cfceb3cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:42 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: 0b6acd217c4f72411577284aca1a0c5e11fb44e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: f305a21efb178aeb6862a62d8948ae5b2ee9dd03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:38 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: da98d71ff529f792eef761de7d64109f2fc795ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 597f87534b44f6b2008fa75e4528e7c41be7ed0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:34 2021 -0700 
-------------------------------------------------------------------------------- 
RPL-S: Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509898718
Original commit date: Thu Sep 23 10:36:17 2021 +0800
Change-Id: I65e61d725e95ab69971726b65a1e3276dd0dd166
Original commit hash: f0cdb6c101d92de9a7f7c33d61ab4fd9503da2e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: 6609059aa7bee4e2188fbd4365c7537541e938d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:30 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: 00a1ca0b0be1037bf568148c231ca6fe92512e39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 85c355f5cbae5b5b2ca806945f8d8081208e4762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:26 2021 -0700 
-------------------------------------------------------------------------------- 
[RPLP][PSR] UEFI should inform CSME if chassis intrusion occurs

While in all BIOS boot flows during the TrustedBiosPhase,
if ChassisIntrusionEvent occurs then BIOS shall inform CSME
via a HECI Command.

Hsd-es-id: 1509783768
Original commit date: Mon Aug 30 21:17:33 2021 +0530
Change-Id: I4925b0ec4e4d0c9bae8c73badc6a41c7040ecf69
Original commit hash: 88c7fab06d0dcb9be93b7c54afa3f2ed6845c1e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 08b9c56977ca144e4096069ec28f2c92b8bf6e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:22 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 2685c6f98f5babcc43edf2ac3b302700b7faf028

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a4c62f748db7ca6a8f9eeacbdef5e9e636161a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:18 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2397_00

Hsd-es-id: N/A
Original commit date: Sun Sep 26 08:50:15 2021 -0700
Change-Id: I6cccdcb1f7d0f536a77d926e74a81283d2f1a946
Original commit hash: 9080ce49a277e7495a044f054b8c040e3091a3ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22dec751733dffe8d36529de69c09669c193d0fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:14 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 26 01:27:21 2021 -0700
Change-Id: Ic7dd90bff6a1a1cf45e52fa0e14b83ead63067dc
Original commit hash: 35ed680a99ab3cb6589d4f0a1c1ba4423cd8e766

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 449555168924a6b247e9b609127d0e65137b68a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:10 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.204

(cherry picked from commit 4d4f8ee4ebfbd9dcb5a3d654cdb3b67761aadc99)

Sun Sep 26 06:03:13 2021 +0000
Original commit date: Sun Sep 26 06:03:13 2021 +0000
Original commit hash: f3da511621f13b71682be35ac9dad024b4008e6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cacd9bfe87c10bd437834d372b864ee3ba12a5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:06 2021 -0700 
-------------------------------------------------------------------------------- 
[bug][16014788823][ADL-P| DDR4] CmdVref for MC1CH0 DIMM0 are saturated in RMT

[Issue Description]
The DIMM CaVref mapping is incorrect for ADLP
Correct Vref mapping is below
  VREFCH0.enca0vref = ADLP MC0 CH0 DIMM0
  VREFCH0.enca1vref - ADLP MC1 CH0 DIMM0

[Impacted Area]
ADL-P | DDR4

[Register Impacted]
ddrcomp_cr_dimmvref_vrefch0_0_0_0_mchbar

Hsd-es-id: 16014788823
Original commit date: Fri Sep 24 23:18:03 2021 +0530
Change-Id: I792c6465600c082832e569a168989f4578e37d4a
Original commit hash: 5fa9f79f7867977829a174dbb415f05a9687270e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a71618c1bcdf0588a7582e7ae2ef7af000a2b469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:36:02 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Update TpmPlatformHierarchyLib with TXT support

Sync platform specific TpmPlatformHierarchyLib with TXT
support to align with the EDK2Platforms PeiDxeTpmPlatformHierarchyLib
implementation.

Link Tcg2PlatformPei/Dxe to the platform specific instance of
TpmPlatformHierarchyLib supporting TXT.

Expands the TpmPlatformHierarchyLib instance in AlderLakePlatSamplePkg to
support PEIM in addition to DXE_DRIVER.

Adds a new PCD (PcdRandomizePlatformHierarchy) from MinPlatformPkg.dec
that allows a platform integrator to choose whether to randomize
or disable the TPM platform hierarchy.

Hsd-es-id: 16014742796
Original commit date: Fri Sep 24 09:31:49 2021 -0700
Change-Id: I894cf38fb6b63e730b6c65e008e4517a3e58bcca
Original commit hash: f0c2a16087875aab7304bad35b96f95d8023d84f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 6a7981bf676d48460543baa6d3c3d463509530a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:54 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2396_00

Hsd-es-id: N/A
Original commit date: Sat Sep 25 08:46:20 2021 -0700
Change-Id: Ie0985a7c572dba0976dc39cb5a456fed7646c26e
Original commit hash: b003152cac235e357ea99f54574dde546e3a3985

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b3f389832d4e2798c27ccc8a5905eb08ee0c721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:50 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 25 01:24:22 2021 -0700
Change-Id: I78384017c75bb4be559ff412ff43222d529ce166
Original commit hash: b40c5ddafbbf69cca91459c214f2eca18d80e516

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 76dcb369266416119a69369882bf9c21752acd47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:47 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.203

(cherry picked from commit 41ae8083e57e5e12b0006963780ba3a70bcbb8b2)

Sat Sep 25 02:01:50 2021 +0000
Original commit date: Sat Sep 25 02:01:50 2021 +0000
Original commit hash: a487426fbcaf4cce2ffb321de7aa12aeb1d3abc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9b1bb973594b43c0d84dbba39500df599cc7cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:43 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][14015176661][ADL-S | DDR5] Read ODT Training - reduce recentering loopcount

Reducing RxV re-centering Loop Count to minimize Read ODT Training Boot time

[Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

Hsd-es-id: 14015176661
Original commit date: Fri Sep 24 09:21:10 2021 +0530
Change-Id: I9bcf6ad5aa9e84de0fa642606eb8409f5b3fb9f9
Original commit hash: 533d4784c70bcf23fd9ba9b369febdd60e6c479a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2b7e413c477ce4f19f122d9d5856b5cb3448cf2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:39 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.202

(cherry picked from commit c885efc28fa39536a313df59ec9380681c533716)

Sat Sep 25 00:02:10 2021 +0000
Original commit date: Sat Sep 25 00:02:10 2021 +0000
Original commit hash: 706f402dbe15cccfbc0da3999ce06906cf728670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b2c45866f4ac7279f5c3b2d21d17e344d686c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:35 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][16014746295][ADL-P ADL-M | LP4] Optimize LP4 ECT algorithm to reduce execution time

[Issue/Feature Description]
  In LP4 ECT algorithm, CS-CMD 2D sweep is consuming more time due to smaller sweep interval of 8 PI ticks.

[Resolution]
- Increase sweep interval to 16 PI ticks to reduce number of sweep pints.
- Use separate CS-CMD 2D sweep array for Gear1 and Gear2 to limit sweep range within passing range.

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  PHY

Hsd-es-id: 16014746295
Original commit date: Fri Sep 17 20:23:38 2021 +0530
Change-Id: Ib002e16fca3f2c56927ec3a9cb3bde9176066d7d
Original commit hash: 5a96dd00dbc6bbd6480f9137409adb35b5f6d0a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: d14ccaaa44afda00d93bd7c3ed4103c3134d4ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:27 2021 -0700 
-------------------------------------------------------------------------------- 
Add BIOS option to enable/disable IOP IOMMU Posted Interrupt capability.

Hsd-es-id: 22013846457
Original commit date: Thu Sep 23 16:18:24 2021 +0530
Change-Id: Ib77658cc41f9f57943532020c79e6da1b8a035dc
Original commit hash: 57800530556c43bb7c583b308b052661b0a4f9a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 434069544ba08d1b0ba9fb37dfc9e27affd7eef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2395_00

Hsd-es-id: N/A
Original commit date: Fri Sep 24 08:48:58 2021 -0700
Change-Id: I8a4f090cc5857e196da4f7782acbc6ee8783dede
Original commit hash: 4f932719a1ec74ecad38d64f2eaf430c7325635e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85008977a3e7e53bfdcbeedb110d481f19c7cb48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:19 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][RPL] Boot failure issue when merge BIOS 2347 into our BIOS code

In some conditions, other devices may use the same slave address throw SmBus controller,
that makes DCC programming function executed and causes error.

Optimize check condition to improve error handling.

Hsd-es-id: 22013813705
Original commit date: Wed Sep 15 14:57:52 2021 +0800
Change-Id: Ic1bf8d742cc2241bda0eb10e97c794e1ea16ab2f
Original commit hash: 18ca75f638e1e0b2ecd90bd016ef78e5cfc020fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 6a81a1e29935d595d8409bc7ee67e75e20034158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:15 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 24 01:31:38 2021 -0700
Change-Id: I25ac31483dbbc9847d1cc595f5c85b4cac744374
Original commit hash: 4fc8e93c432ff39afe89510d010656541344e920

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ce35d9a7ca140c1e78ee02839ceb316dd6fcbbb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:11 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLibVer1: Remove redundant disabling PMRs from VtdInit

Background:
Currently VT-d Si RC disables PMRs twice:
1) first time in VtdInit function,
2) second time in VtdOnMemoryDiscovered event.
It's redundant. It's enough to disable PMRs after MemoryDiscovered signal.

Change:
1. Removed calling ClearDmaProtectionSetByBootGuard from VtdInit.
2. Moved registering mVtdMemoryDiscoveredNotifyDesc from the bottom of VtdInit
   to the beginning of this function (before checking if VT-d is enabled or not).

Hsd-es-id: 18018329352
Original commit date: Thu Sep 23 09:39:39 2021 +0200
Change-Id: Ia806536709f5cd7b3537da24d9aad5239ff4e6b2
Original commit hash: abc06a3584c0d333ccc6816d4c3311b4fe6a7378

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 47f268ef789c47d649b5794be79a0eb2bd19ff36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:04 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Lpss: Moving the  I2C LTR DSD ACPI method to   SerialIoDevice

Designated for I2C Driver to configure its Latency Tolerance Reporting

Hsd-es-id: 1509952503
Original commit date: Wed Sep 22 22:42:10 2021 +0530
Change-Id: I7b46d1e3c0f9ca1c3209a618843d7d546b82b8c4
Original commit hash: c0aeceac81b7314f2ad8714347cced165cc8db1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl

================================================================================ 
Commit: 9cf637cf24184e1bdaa0242a473b39df16ff5bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:35:00 2021 -0700 
-------------------------------------------------------------------------------- 
Add pch.asl to a module .inf

Added Pch.asl to PchAcpiTablesSelfTest.inf to help customer tools and processes

Hsd-es-id: 22013786398
Original commit date: Tue Sep 21 13:34:13 2021 -0700
Change-Id: I50fc03b6897f76a17d17c7680da0f71fb75ab97d
Original commit hash: f4829bcd290ae7daf99bb664770311bbfc26b0d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: 3a890eac0a42933a5fad405c4fca053b793679b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:56 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL]ClientOneSiliconPkg: Add FUSA Configuration for Iop

Hsd-es-id: 1509964533
Original commit date: Thu Sep 23 01:27:39 2021 +0800
Change-Id: I8e6b4b4170c3bf43271a87f1fd4384d659ab5251
Original commit hash: 1d3014d08e49e4d875b75336f7af444e712b5bde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: fd4b9d65686e803b3f89c4f9d202a22038b9f698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:52 2021 -0700 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Gcc builds are wrong

RomImage not to be created correctly
1.  Build error, but always return successfully result
2.  uCode sparse data error

Hsd-es-id: 1509986271
Original commit date: Thu Jul 22 15:52:14 2021 +0800
Change-Id: I4d35166712ab6f159c4c819b5fa88941f4a05cec
Original commit hash: feb300855a0ee73fa44666b7690d6ed5237fa8ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: 9f03f95b871a64e3984cea125126fe76498bbe81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:49 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: Copy size overflow when exiting HeciGetCpuTypeChange

Update correct copy size.

Hsd-es-id: 1509977192
Original commit date: Thu Sep 23 11:49:46 2021 +0800
Change-Id: I91be35ad3109e710670a3e3979a4041bbdc3c6e7
Original commit hash: 56bf84ae97bb960ba08ed1258b21d1c319dcb34e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: b7075ac7d41b0816972166a22c2ff26a4194e214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:45 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/Gpio and AlderLakeBoardPkg: [ADL] Coding error in GpioGlobalReset and NotifyEcToPdForVpro

Resolution:
Found two coding error in ADL.
1. There is no break in case GpioGlobalReset of GpioPrivateLib.c
2. Need to set an initial value to VariableSize in NotifyEcToPdForVpro() of PeiInitPostMemLib.c

Hsd-es-id: 1509980315
Original commit date: Thu Sep 23 15:57:59 2021 +0800
Change-Id: Ic86bbc0dbc66b2393750b8308968319698f995f4
Original commit hash: c737b7dbcb7d98266241a42fc0a29f1dd368d4ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: 222da42dc2fca6570366892b7521b3cb0e4f5bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:41 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] upstream/downstream design dGPU always keep ON problem.

Hsd-es-id: 1509952712
Original commit date: Mon Sep 20 11:20:33 2021 +0530
Change-Id: I90501d25071a7593681674f004ddb623ee229861
Original commit hash: 9728e2171269326f0c8b104dcd71f80536501c09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 9d3fe6f91ac3d9daa363607afaad454820695d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:37 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2394_00

Hsd-es-id: N/A
Original commit date: Thu Sep 23 08:47:11 2021 -0700
Change-Id: I653cf18d774e66934d90fb49c014851c2a0e4a46
Original commit hash: 8077a4d4c75e60affe01398c3ee869fbf244b377

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15beae4703963df3dcb5335500239a2690437ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:33 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 23 01:32:26 2021 -0700
Change-Id: Id8266476c445af0e9f8cc5925fe8bc7d2dd9ecf5
Original commit hash: b3e0ecc2ca0762909697f2d538cc584b3b35ef61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 039a8fb31c0395bde690a6f2673b5a1830f25c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:29 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] PL2 should be a fixed value

PL2 = 1.25 x PL1 is only for TGL and former platform,

ADL should make PL2 to be a fixed value get from Spec.

Hsd-es-id: 1309069659
Original commit date: Tue Sep 14 11:34:23 2021 +0800
Change-Id: I6e92f2bac81d2498dedae81ba869983ba4f7468f
Original commit hash: 532621b9990584861533211a6cc427814f8b7abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h

================================================================================ 
Commit: 7c99b3f5222ff9e1917663897873a697cb72f645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:25 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/ME: BIOS option to configure CSE data resilience on/off - update

Remove project PCD from C1S package.

Hsd-es-id: 1509684735
Original commit date: Fri Sep 17 12:43:18 2021 +0800
Change-Id: Ibc3030f2db5fd464bcb235f86e6856f0858657c2
Original commit hash: f937995d2396c568072a4ba3f8de65b6a90edc7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: 79bc4c2f54e8e3ef315649ee006976e70b59049f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:18 2021 -0700 
-------------------------------------------------------------------------------- 
ADL-S: Fix the missing break in AdlSSaGpioConfigInit

Fix the missing break in AdlSSaGpioConfigInit switch
statement.

Hsd-es-id: 1509417167
Original commit date: Thu Sep 23 11:30:00 2021 +0800
Change-Id: Ieeb4caa5ee9273c503c88b5e7a3914ccde109d20
Original commit hash: 774271cfc72c65e6286af1f7e901c3be8cc06239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 935ed65ccea8b2e46e99cdc274f2f111381ea173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:14 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Remove CRx BIOS option from D3cold page

Removed SATA controller cycle router (CRx) from ADL BIOS setup menu

Hsd-es-id: 22013638834
Original commit date: Fri Sep 17 16:13:46 2021 -0700
Change-Id: I7d1000f25e1dd88eacec04dff610bd421afa7ee5
Original commit hash: 6798621234be1106c9c0abf2e83d673190c1ad02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: d0e8b692f81abd80301b98f20db2193fbfcbcf40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:10 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2393_00

Hsd-es-id: N/A
Original commit date: Wed Sep 22 08:46:47 2021 -0700
Change-Id: Ibd4d6e0475b1bf17aa17fa870b7afe61555a825f
Original commit hash: 4f76e200c21a3743883c276eea8baf80c4a1b012

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2b72879324909c6330867f89a23f30711286b109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:06 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 22 01:51:34 2021 -0700
Change-Id: I7b04bd7e630af1cec6af5181e0b57c3564278859
Original commit hash: 8db223fc65c8b678b3f6b4e3562f427c664a93ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 166c02c2dc205e2951b343326938fa04a8f109f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:34:02 2021 -0700 
-------------------------------------------------------------------------------- 
IFWI[ADL-P] [R0]: CPU Stepping is showing as <null string> in BIOS page on ADL-P with R0 stepping

Added R0 string entry for ULT SKU

Hsd-es-id: 16014693217
Original commit date: Tue Sep 21 20:04:09 2021 +0530
Change-Id: I0f745cbf901408a4c9d34f0ebdae9a597432afeb
Original commit hash: 574692fd0de22e2b5ab5c644a4d9a08d23b7a743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 39b4f154ffe7df7982358a6972ea15b6bf158076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:58 2021 -0700 
-------------------------------------------------------------------------------- 
[RPLS] Not able to configure EC PECI mode via BIOS setup menu

Setting PeciUnSupport as false to show the Peci Mode Select option in setup menu

Hsd-es-id: 16014695780
Original commit date: Fri Sep 17 16:48:05 2021 +0800
Change-Id: Ie840206ec0b474d5b491fafa69835b996de4f45d
Original commit hash: f2ebd81ae1ea1c6769b3cfef004a21e194d58ad5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 6281ff25927b8341ceb64dc09349a428d724d6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:55 2021 -0700 
-------------------------------------------------------------------------------- 
[PSR] [RPL] Code Improvements

Added changes:
 1. During export for PSR to USB flash, File name to be appended with timestamp.
 2. Added support to convert Unix timestamp to YYYY-MM-DD HH-MM-SS format.

Hsd-es-id: 16014554752
Original commit date: Sun Aug 29 01:34:20 2021 +0530
Change-Id: I2714b7558698062efa4d1b465ea957830eca8b81
Original commit hash: 47d41df564e967ea8132fc28f39f86cdf704d216

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni
Features/Manageability/PsrFeaturePkg/Readme.md

================================================================================ 
Commit: bac03d6be6e3a4bb36a713d6edb66b0b9e6a8b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:51 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.201

(cherry picked from commit b653506dc1ed616e3ae15f4557045a2e73857ba8)

Tue Sep 21 21:01:38 2021 +0000
Original commit date: Tue Sep 21 21:01:38 2021 +0000
Original commit hash: 8a20e19d2a6ff38fdffe00a94cf67c64fbccbde0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 857eb165249d32c06e4e32af3319248457ad7d66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:47 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16014716637
Original commit date: Fri Aug 27 09:41:57 2021 +0530
Change-Id: Ibb099c642e4c0dd50ac6724f704f07b584b76193
Original commit hash: 60896d805dc9131ce3ec431a7071c1000acdd6fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d6281e3c6e895f13f0f7d414cb72a237a845d051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:42 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2392_00

Hsd-es-id: N/A
Original commit date: Tue Sep 21 08:50:20 2021 -0700
Change-Id: Ib335d9bca59691f250e866cd1469bfef4053b86a
Original commit hash: 96b6a34cb97a77d20767061ba5f82279d5db75dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fbe7b8e6172cea1ebc6f445240bcd35f173c89ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:39 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 21 01:25:24 2021 -0700
Change-Id: I10fead2d449ce1819d07c3d0567e0d50ecde8b80
Original commit hash: 195df19e37e72b8ed5e82b697a88f039e5cc9ba9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d07b8696e70bae3a44373ddf3a910c07cc4dca3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:35 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.200

(cherry picked from commit 04223b359a642f74ddd996ffc7a43592e376a92c)

Tue Sep 21 04:27:25 2021 +0000
Original commit date: Tue Sep 21 04:27:25 2021 +0000
Original commit hash: 1809b5c080857bd0ee36dd1d3f83c03386c406f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 30792a75edae45f728293753a421e320957929ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:31 2021 -0700 
-------------------------------------------------------------------------------- 
[HSD][ADL]: fix Gear2 and Gear4 enabled at same time.

[Issue/Feature Description]

During Lp5 FreqSwitch, Mrc will set Gear4 to Gear2, and Gear2 back to Gear4.
while transit from Gear2 to Gear4, Gear2 bit is already enabled,
then set Gear4 bit to enable. at the moment, both Gears are enabled.

[Resolution]

Write Gear4/Gear2 enable/disable to register cache, then flush to HW.

[Impacted Area/platform]

Lp5 FreqSwitch/ADL-P/M

Hsd-es-id: 1509749117
Original commit date: Mon Aug 9 15:00:19 2021 +0800
Change-Id: I1a3301f9399d5f94f15425865818d9284d4c7420
Original commit hash: 509f5dccb46ab7f777958fce1ee361b5da5bfbfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 554226d5c736847f85ddc1b04ecb064c62c8edbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:27 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.199

(cherry picked from commit 74621f2f301cee2045ec3c6424eb1fe8ea5347ad)

Tue Sep 21 03:29:10 2021 +0000
Original commit date: Tue Sep 21 03:29:10 2021 +0000
Original commit hash: 82eef0992d788e611c6f757a7b575945cbdd8d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4699c18f572ad8110e2df086152e2b317a60c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:23 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5 LP4 DDR4 DDR5] Ddrphy mcmics ranks chbdel = 0 always logic should not be used for both Write and Read

[Issue/Feature Description]
Random failures during boot process happening itermittently from different cold training boots when using dual ranks

[Resolution]
Determined that McMisc WriteCfg and ReadCfg needs to have RankDelay set to 0

[Other Changes]
Program MiscControl2.Bits.rx_analogen_grace_cnt = 0x70 (Design Recomendation)

[Impacted Area]:
ADL-S ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014644564
Original commit date: Thu Sep 2 16:09:23 2021 +0530
Change-Id: I06ecb96f9e097a788cbf378a1d9deba87c4d0671
Original commit hash: 3bcd6e5a0dd155ea3bf47a65c7f3ed0028c0aea0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: e415cd96308684a00b5ed101ace6cc0d54b7185a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:19 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.198

(cherry picked from commit ecf01bfb90e22c44933e4f11f0c4956808923420)

Tue Sep 21 02:05:55 2021 +0000
Original commit date: Tue Sep 21 02:05:55 2021 +0000
Original commit hash: ed7260747698ed8ce3ee337bcdbfadc520a8d300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e57b59e49b7e343ce342f6119bbcafda1691f90c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:15 2021 -0700 
-------------------------------------------------------------------------------- 
[22012131019][ADL-M ADL-P | DDR5] Post Package Repair (PPR)

[Issue/Feature Description]
Implements the DDR5 hPPR sequence, with corrected WRA command to be sent.
CADB/CPGC configuration is used to send the WRA command
[Impacted Platform]
ADL-M, ADL-P
[Internal-only]

Hsd-es-id: 22012131019
Original commit date: Mon Aug 30 10:54:40 2021 -0700
Change-Id: I8b863b3262cc0a7230af6bb01672fa7d3d923dff
Original commit hash: d2ed81977e2d9b61d68052416ed154f258b57fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5dafa38dd080d08861058ce0ea42c8aa8304db46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:10 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2391_00

Hsd-es-id: N/A
Original commit date: Mon Sep 20 08:50:59 2021 -0700
Change-Id: I5bcf1a5b2c7363aa0fb9428fe15e3ff00c48dd94
Original commit hash: 6f8f21cda75627e595236817484ea99404fd58c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90c2b4395e12d291dee47aa9cc4ab93b2fb437da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:07 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/GPIO: Add ACPI methods to read Lock and LockTx registers

ACPI Gpio registers offsets tables updated (GPCS, GPCL):
  - Added PADLOCK register offset
  - Added PADLOCKTX register offset

Added two ACPI methods:
  - GLOC - Read Gpio Lock Config state for requested pad
  - GLOT - Read Gpio Lock Tx state for requested pad
These methods:
  - Take only one argument - Gpio Pad
  - Return: 0 - if requested pad unlocked, 1 - if requested pad locked

Hsd-es-id: 14014604745
Original commit date: Wed Sep 1 13:55:04 2021 +0200
Change-Id: Ia8ca2729542478559408485fa9cdc46bd7d0505b
Original commit hash: 11e0ef1041c155a565dc7f735ce071807243ae5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioLibCommon.asl

================================================================================ 
Commit: 7240f6e965aa2eaa7cbc18369ad42bf86cee4946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:33:03 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 20 01:27:42 2021 -0700
Change-Id: I2cf246b802cb6dd36e0b005e27972934126c0737
Original commit hash: 21ade00ee23b9b361a2b154f2605ef08cb4c5bc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8a417062f05b5b1c7c1080976f4a889085e0da92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:59 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "[ADLN] WA to Skip the Warm reboot only for Debug build"

This reverts commit 515cf60a540e7695598d0caeb62c0f8f0fc71a22.
Reason to revert: K0 silicon has no issue with warm reboot.

Hsd-es-id: N/A
Original commit date: Sat Sep 18 00:43:12 2021 +0530
Change-Id: I936a4d8a987b7092ecf68c55fe95300ba6af571b
Original commit hash: dd1ea41507c03dbd2a03a7e169c14c73478d7da7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 37185f0ef0c9ee6bd95e5caae62d06333749ca79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:55 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2387_00

Hsd-es-id: N/A
Original commit date: Sun Sep 19 08:50:17 2021 -0700
Change-Id: Ic03456a999b0b7bf97780bd145ce2503febec4f7
Original commit hash: 543ad6104f8bd16d212a1ce1761ec6cd434c59c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54388c9a83ae892c8f39df335967fd3fbc75508e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:51 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 19 01:23:29 2021 -0700
Change-Id: Idcf7f24ec0addc7bd811bedfce9e1b96085bf2b0
Original commit hash: e2a6ca06ae24aa0496f22f2d92800b2119a4e44b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7706e1cf62a8e9811dcf9b9193ce39eada7fc606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:47 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2386_00

Hsd-es-id: N/A
Original commit date: Sat Sep 18 08:50:50 2021 -0700
Change-Id: I0334d3b85fd3800b19812240007d80b74b7fc3fe
Original commit hash: 76a149f24038ca509dc574f31221c7ad1abca786

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 608e5232cfeda8a9017fa3d28bc81129fbc52b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:43 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 18 01:30:36 2021 -0700
Change-Id: I36b2e2a0165fe644238772478faa9b98dce54d90
Original commit hash: 6ea5096dafb6da867120dace1cb1d7e4dfb8d9fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 17b748800902c42b3db219ee9c104c501029ebba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:39 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.197

(cherry picked from commit 7eeb5c632212de46cdee00c04bbbfe6d0ad5c298)

Sat Sep 18 02:32:31 2021 +0000
Original commit date: Sat Sep 18 02:32:31 2021 +0000
Original commit hash: f1d3699fee324dbc6fa03a260614a0d861d466e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79c8dc289547f3954f4f589e79e8491803cb32cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:35 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509399050][ADL] Adding TAT DELTA BIOS KNOBS to MRC

Change TAT Knobs from Absolute Value to DELTA values which will change each TAT parameter individually by a specified Delta Value in the knob.
The TAT Delta knobs are in addition to the global Inputs->TatDelta, which is 0 by default.
Delta knobs encoding:
 0 - Auto. Signed TAT delta is (Value - 128). Input value range of [0..255] will give a TAT delta range of [-127..127]
So TAT value can be increased or decreased.

Additional change:
 MrcWeakWriteTimingCentering was not running on the last SAGV point, fixed this.

[Impacted Area]
 TAT

Register Impacted: NA

Hsd-es-id: 1509399050
Original commit date: Tue May 11 09:54:31 2021 +0530
Change-Id: Icc49371bcb2eba8b34a4b2943eca1b91d029052f
Original commit hash: cff1a79e5f98ce9c7ff6efdac04193f378755061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 261e1d5065d9dff379b6aa22a0eeef6a33254b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:30 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.196

(cherry picked from commit c1d79bbcf16c52d220e7c295c8ff2f06a9467b91)

Sat Sep 18 01:57:55 2021 +0000
Original commit date: Sat Sep 18 01:57:55 2021 +0000
Original commit hash: bbdfbcfe72b738b87d1ae3556d143daf2c5b2c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 264442eb1842f884dc0c53071449dbb0e1a7ee39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:27 2021 -0700 
-------------------------------------------------------------------------------- 
[bug][14015093961][ADL-P| DDR4] Memory speed reported as 2667MHz instead of maximum speed of 3200MHz

[Issue Description]
Current method of frequency configured is based on last SAGV point being setup which in ADL's case is no longer the highest freq.

[Resolution]
Added code to compare Frequency of SaveData across SAGV points to program 'ConfiguredMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.
Added code to compare Frequency of all DRAMs of memory topology to program 'MaximumMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 14015093961
Original commit date: Tue Sep 14 08:48:57 2021 +0530
Change-Id: I4fc22ecb50644dfa62c215eeac2ea64cae079d81
Original commit hash: daba0d57d9307c94975c4ad71b6243332ebec63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: bf49e30541547c8ed6b1f6016c397e7708943e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_01

Hsd-es-id: N/A
Original commit date: Fri Sep 17 08:48:31 2021 -0700
Change-Id: I97b453b26a65e5d2fd36f7c671292546b1fe2959
Original commit hash: da193e8a4d728fb330865350d38022e6e58792a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc0628bb1754a3062dd55519d3bd105bd62b1a8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:15 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Fix resizable BAR support programming gap for brigde devices.

Hsd-es-id: 16014572165
Original commit date: Thu Sep 16 17:12:04 2021 +0530
Change-Id: I4002c80c4564d647b6c3771f8412f3e083865970
Original commit hash: 45a65ea25d30e93df1d5ef16b799399a2b4397e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 9d2518c55124ef2e3376cdb70d7f69a4496ab195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:12 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_00

Hsd-es-id: N/A
Original commit date: Fri Sep 17 03:25:50 2021 -0700
Change-Id: Idfff60aed727dd62f189c801c60070032fb15d52
Original commit hash: 88fc379e8805f48c7cabfa1fd5ba69dda7c84ede

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df84630b5a41fd064e9aa211d807152704b3e4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:08 2021 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Adjust micro code size

Hsd-es-id: 1509684850
Original commit date: Fri Sep 17 15:21:26 2021 +0800
Change-Id: Icf7e4ad2fe49e88d17df5318f377d5a05d262cd3
Original commit hash: 417ec842ce5da039a460a83cfcc2a4cf40f64f8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: b2667ce3f716e222e0641683f2956210b8f071c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:04 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 17 01:24:01 2021 -0700
Change-Id: Ia3653decdcbbd3e0ab6d13b1477d9f4b029db0fb
Original commit hash: fa5787a100cfdf7627a18eb2d8c2c87faa8f3d2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 694b7c73eedba5770cb4adb7c71dad4862a13f18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:32:00 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "[ise][1509947118][ADL-N]Should disable MC1 access"

Reason To revert: This check-in is causing PC 0A65 hang at rev0 k0.

This reverts commit 5c8bc0e11ab0062be859548f29076f5b9ae45dcd.

Hsd-es-id: N/A
Original commit date: Fri Sep 17 11:17:31 2021 +0530
Change-Id: I32c755a1440bb8b7b3fab2953be130ec110f1ac3
Original commit hash: bb3c5b968170ef6c14afa146c0aab663f708e1f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 879ef10a3d866b2066fe6d625a3db4ae973b6409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:56 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.195

(cherry picked from commit 5622334f958f74dc85e181ad96573d6348e6dd1f)

Fri Sep 17 05:24:44 2021 +0000
Original commit date: Fri Sep 17 05:24:44 2021 +0000
Original commit hash: e492c266a84d0c5d379ccf6fb60cd63eaa971777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3264b4429948c25c2fe83bedf0b8fbd6f62c0334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:53 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Dynamic Memory Boost: Update fallback option implementation

[Feature Description]
Issue not covering all boot modes when continuing to force DMB disabled.

[Resolution]
Update to cover all boot modes when maintaining the fallback to DMB disabled.

[Impacted Area]
Dynamic Memory Boost

[Register Impacted]
N/A

Hsd-es-id: 22013817311
Original commit date: Tue Sep 14 09:52:40 2021 -0700
Change-Id: I9099cb0eb96c1297147e19bae92c58ca83534197
Original commit hash: b46904591d9a4b41569da4a552f0f7cd5dba4e71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 686389ca4f53a59c793f724bb3dba35f0dd0a710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:49 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.194

(cherry picked from commit 4431e98aedde19ab905c4a10920915c8d7f1d969)

Fri Sep 17 04:16:09 2021 +0000
Original commit date: Fri Sep 17 04:16:09 2021 +0000
Original commit hash: 93eadd4a481da9ae3551e726479895a98dccc205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26e331984d05e49af46e8c7337f759e04dab46cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:45 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509923274][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Increase the MC save restore size

[Feature Description]
1. Increase the MC save restore size

[Resolution]
1. Increase the MC save restore size by 8 bytes

[Impacted Area]
MC Register Save Restore

[Register Impacted]
MC

Hsd-es-id: 1509923274
Original commit date: Tue Sep 7 19:54:17 2021 +0800
Change-Id: I23649568869193f3e8be4d5220e2f5c5a1431162
Original commit hash: 830cfc8ea973edda626f20d460f5a42de8f53a17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b6a3e29bafa0ca69b9a4b592e8bff66b7e9c5110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:41 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000011 of C0

Hsd-es-id: N/A
Original commit date: Thu Sep 16 19:19:44 2021 +0800
Change-Id: I4e54abe192330dfccc309405cced929f29f4c6ba
Original commit hash: 8cb3951d66eb7b94acb92a00b74378c9a3a04915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ecfd3e12673bfa51cf04241a703333b16c18038b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:33 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.193

(cherry picked from commit 915a6f87c2c78d85069d08ccdbd0bcf25d64ed09)

Thu Sep 16 16:43:34 2021 +0000
Original commit date: Thu Sep 16 16:43:34 2021 +0000
Original commit hash: 7a75ba6742dce3128ed0c1e3729e6f10c492a098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f969d15af26d5e98c4bcb8a14baab6344c057a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:30 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509445153][ADL-S ADL-P ADL-M | DDR5] MRC shall report a DDR5 DIMM as a single item in SMBIOS type 17 and report DDR5 module size in total size the same as DDR4 module shown in BIOS setup menu

[Issue/Feature Description]
Each DDR5 module (UDIMM/SO-DIMM) has two subchannels, hence we report two Type17 structures(one for each channel); the same issue for setup menu.

[Resolution]
Change the memory data HOB for DDR5
1) report the combined datawidth and capacity for dimm on subchannel 0.
2) set the status of dimm not on subchannel 0 as not present.

Additional change:
 - Fix the issue where the first two characters of DDR5 DIMM Part Number were skipped

Hsd-es-id: 1509445153, 1509893139
Original commit date: Thu Aug 12 23:14:39 2021 -0700
Change-Id: I03755f4aaf8882e503fb87e82ddab71159111268
Original commit hash: f6f7614fe504dabe70fd2d833a9e45fe38209eb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 011ca4098fb2a9bca9210bad4a189ee8fb9a849d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:25 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_01

Hsd-es-id: N/A
Original commit date: Thu Sep 16 08:47:55 2021 -0700
Change-Id: I5358d5836c510f9da42a92b4da4607f7b3917ea5
Original commit hash: c19a9a285f6dde88f94d1bc4c65130ae35cab756

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c22d7c74399f0bb831226c86fc132e25f70b3fef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:22 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_00

Hsd-es-id: N/A
Original commit date: Thu Sep 16 06:55:06 2021 -0700
Change-Id: I0493a2049638ae6124aa70835bd8758df38642d7
Original commit hash: 7e21c603ade178ee36fd2a7070ebb745e7fcca19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5ee625da73ab0e36034b3c6a52da01532b4e1f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:18 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLN] Enabling the Bios guard by default.

With Rev0-K0 SOC, BiG issues are resolved by uCode.

Hsd-es-id: N/A
Original commit date: Thu Sep 16 19:02:22 2021 +0530
Change-Id: I336119109aec9c0b0404ce23d6e5327c2265d287
Original commit hash: 38db0353b53f8ece91d9163c5e28d46546b52e4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 0e781701b39ba4d6b35485d112d7f12112af0ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:10 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-N][K0][BIOS]:Board information showing Wrong in Platform information Page

BoardId information is populating in platform Information Menu

Hsd-es-id: 16014674911
Original commit date: Thu Sep 16 14:40:53 2021 +0530
Change-Id: I1fb56360def0cd99a4315171e4bbb9ff529a9951
Original commit hash: 3138b2fc31f20f719d7d017925c9a2b22305f065

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c

================================================================================ 
Commit: 4bf62f89fc4e9c0345c55c6c2bd29a53bf65cf7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:31:06 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 16 01:40:52 2021 -0700
Change-Id: I2b7b96679d0821978bbe1b1b65a3059c809a6f74
Original commit hash: 9807176b27be2ea624f2155b96af1a5be10c3a22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 55ae5334c27880202818eb66aced15f2c54a2c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:55 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509947118][ADL-N]Should disable MC1 access

Changes:
    set all MC1 channel, slot spd address to a invaild address to prevent the operation of MC1 in the MRC code

[Impacted Platform]
ADL-N LP5 only

Registers impacted: NA

internal-only

Hsd-es-id: 1509947118
Original commit date: Thu Sep 16 10:38:57 2021 +0800
Change-Id: Ib81b76b77b1f5c2304350b022f655b1bc7d211a3
Original commit hash: 25581f8a4747ea6242a45b65bae36e8126184aa1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 1aa5f4ee5e2318575342bbb1afea37c387652e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:52 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.192

(cherry picked from commit 49de6c50926477f874db173804f69599d7884651)

Thu Sep 16 07:06:30 2021 +0000
Original commit date: Thu Sep 16 07:06:30 2021 +0000
Original commit hash: d35de9e582fe60c6381255c32d76988ce7f6624d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9517c601ea655e0f118b70f1479bf2a4718e6e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:48 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] Update MTRR for extend BIOS region
    Patch 3: Get all MTRR setting and then update the current MTRR
    and Set the MTRR

Hsd-es-id: 22013822049
Original commit date: Tue Aug 17 12:49:55 2021 +0530
Change-Id: I0e6ba6e05ebff7b8be6db7a1b165997a22663601
Original commit hash: c74ee14cf236ca710fce72b1d900e5507adf3600

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: e8cbe8fddd7b331bb90f1041f4667a2107af38d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:44 2021 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/ADL-N: Move MRC support from Rev0-J0/J1 to Rev0-K0 and drop Rev0 J0/J1 support

Adl-N Rev0 now using Adl K0, drop support of old J0/J1.

Hsd-es-id: N/A
Original commit date: Mon Jul 12 15:42:24 2021 +0800
Change-Id: Icf649609ac8162be1d192e4342009d64ff73528c
Original commit hash: bd490055f7e87d08ec144463d882548a02120f25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6d0fe34271e839a8bc9dddf4322900e6076719d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:40 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][DDR4]Consumer & Corporate Debug IFWI not booting to BIOS/EDK/OS SUT hangs at 004f postcode on DDR4.

1. Create new patch tables of ADL SBGA DDR4 platform.
2. Remove SGBA DDR4 TBT Config settings.(Non-POR)

internal only: Reference Validation_Config_v2.2_ww34'21.xlsx

Hsd-es-id: 16014636370
Original commit date: Fri Sep 10 15:50:18 2021 +0800
Change-Id: I027d72623d195e483cd072db9a0b1cd671627354
Original commit hash: b07730818d87ad4ff31155cb77b504e987ff4d5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: 0e8792596833b22d847d350db06652695c75440b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:36 2021 -0700 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLP GOP V1038"
GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.

Hsd-es-id: 1509916726
Original commit date: Wed Sep 15 21:40:24 2021 -0700
Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
Original commit hash: 7e718fd0978fe0b94bbf528b624f70bab11a7acc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 02d101aac781ccc0558f458f10775e41106e750d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:31 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL][RPL]:CPU stepping/family check and WA cleanup

1. Cleanup BIOS WA for ADL A stepping as it's not used anymore
2. Ensure the change isolated with (Stepping >= EnumAdlB0) can be also part of RPL flow
3. Ensure the change isolated with ADL family check also have according RPL family check
4. Add RPL stepping/CPUID check case in ASL code
5. Remove A0 ucode.

Hsd-es-id: 16014653033
Original commit date: Wed Sep 15 11:18:35 2021 +0800
Change-Id: I0980b3c064c726bb4693fefd1b298943f5cea766
Original commit hash: 01c15e61bdccb8fd8d7290be653d3b948a9482b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 485a38062a687bfb734f6548daea8a6248c5a3be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:27 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] [D3COLD] BIOS device name and address are missing, no D3cold for 0/6/2 drive

Added BIOS device name and address for missing PEG62 slot

Hsd-es-id: 18017922077
Original commit date: Tue Sep 7 23:44:36 2021 -0700
Change-Id: I39b93f4a4ef7d0ae5f1964b22f2e1aa00958e072
Original commit hash: 457ea113aa87c8536535a284b0d9e65d357a249f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: f04aec54d9b1f70a96aa930b8cf3772583ec42f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:23 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2383_00

Hsd-es-id: N/A
Original commit date: Wed Sep 15 08:48:59 2021 -0700
Change-Id: I3cc038341717de990be125361148e8ca235e164c
Original commit hash: 675fd11092f069644a8fc0ffb7108522d078ee2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bbcff1810e4b8a432dccf2d5f589a7164a904afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:19 2021 -0700 
-------------------------------------------------------------------------------- 
[ADLN]: Adding the missed data for Adln Lp5 gpio porting (Part 2)

Hsd-es-id: 16014419991
Original commit date: Thu Aug 26 13:45:34 2021 +0530
Change-Id: I845c8eded770a9e004a0771aaed56b98abfc09d1
Original commit hash: 2c350c94b46145fc08abfd2490f84f8d38444a92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c

================================================================================ 
Commit: a85f2c4e60bb56bb633980310450f9eb892429e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:15 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] [Cobalt]System is not waking from S3 through LID switch.

When PCH LAN is disabled, GPIO GPD2 is required to program to wake up via LID open

Hsd-es-id: 16013356817
Original commit date: Thu Sep 2 13:24:19 2021 +0800
Change-Id: I4ad4a1d09acf025ea99c506b0da1a4fdb1de24f0
Original commit hash: 94051e0d3b181a766db8092bb52c046207b7cf3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: f94bcbffed8188abfe6e69e9a7978f6d7013d2a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:11 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 15 01:48:22 2021 -0700
Change-Id: Ibc4d1a7199de08fc82b4b1ac01064895f8bb1695
Original commit hash: 412c1d06cec84c7d4bc5ffbd498447db5e2a57fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 66237458155abfab8cfa0f3e75f1ef9b764188ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:04 2021 -0700 
-------------------------------------------------------------------------------- 
[RPL-S][Audio]: DMIC attached to HDA codec(ALC245) configuration enablement

Added ALC245 4Dmic support.

Hsd-es-id: 1509937205
Original commit date: Tue Sep 14 16:24:21 2021 +0800
Change-Id: Ife470fa2294226db791bee7b5cbaf82e8896206d
Original commit hash: 3c796b1f6f8853790d553d4bb97de70dd2a9a892

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 954a0678989fa3763ad20d80801acaef9493fa71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:30:00 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.191

(cherry picked from commit 8d6a1bca37108d55466ff7256da4991ebe6255cd)

Wed Sep 15 03:24:55 2021 +0000
Original commit date: Wed Sep 15 03:24:55 2021 +0000
Original commit hash: 8cbed32d61422f5d9fadf8b27f320ab400de784a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 631fa64d50e76d3967f758613b0084ce36d82e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:56 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][14015104637][ADL-S] Set adaptive_pcit_window as tRC*3

Set SC_ADAPTIVE_PCIT.adaptive_pcit_window to tRC*3 in DCLK units, for all DDR types and all ADL SKU's.

[Impacted Area]
ADL-S/P/M, all DDR types

Hsd-es-id: 14015104637
Original commit date: Fri Jul 23 22:42:40 2021 +0800
Change-Id: Ibc7dd3be2daccb60ca4e882d3d3a34bdfeed956b
Original commit hash: 1a29ceb1004484cfa03dac9db01c9194748d973b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 7bb2a54b28e82faa63e9bb1a26a01765f7636e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:48 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2382_00

Hsd-es-id: N/A
Original commit date: Tue Sep 14 08:48:44 2021 -0700
Change-Id: I67f1464e783a657e01c73e599af8d6526145b6cd
Original commit hash: d48ef5d61018a4a19789d924039b251f0f1e584f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71215dc9d70c90cf5de23375b06e8f92cf493ae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:45 2021 -0700 
-------------------------------------------------------------------------------- 
L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen5 nFTS increase from 0xE0

Hsd-es-id: 22013794864
Original commit date: Tue Sep 14 07:13:17 2021 +0530
Change-Id: If2624a04939306286fde830af6bb9012c3412d3e
Original commit hash: d8c74cc5115792b53e779e46d70ee63209b1babd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 69f8e3f5b1693f3a1eef5c7bfed02a514923fe6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:41 2021 -0700 
-------------------------------------------------------------------------------- 
[RPL-S ERB PO][RPL-S CPU + RPL-S PCH] [RPL-S IFWI]: "PCIE Data Acquisition and Signal Processing Controller" yellow bang is observed under Device Manager.

Set RPL SKU disable BIOS crashlog option to unblock validation.

Hsd-es-id: 16014633986
Original commit date: Tue Sep 14 14:02:54 2021 +0800
Change-Id: Iaace3a6d9e256cae78cfa1af18339c04ec3164ea
Original commit hash: b1690a48523a5599adeed5d4c1b8065af237f85a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: aea8c734feb878eeed3ebbb5f915c467eed0340b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:37 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P L0 Production patchID 0x0000040c

Hsd-es-id: NA
Original commit date: Tue Sep 14 17:10:11 2021 +0530
Change-Id: Ib6a1c669833ea5ab94e763017497ad98d7caee0d
Original commit hash: 6d0385ce08bad4018106b13fae0ca5f2959a57b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aca613681479b6fdd7592d19d671972fa62990dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:29 2021 -0700 
-------------------------------------------------------------------------------- 
[CNV][WIFI] WTAS update Revision 1  IEC optimization

The Wifi Team improved the WiFi Time Average SAR (WTAS) over IEC regulation countries by changing the measurement sliding windows.
The OEM shall control the IEC NIC default (Optimization on/off) values via the BIOS

Hsd-es-id: 1509860348
Original commit date: Fri Sep 10 10:44:02 2021 +0800
Change-Id: I1f9d9d09c2b81540dcb856ea36d4014dd43dd2db
Original commit hash: 90a00e4e27249a1b7aa0990df5676c31b229a04a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 202bf268a71a83825e31074c22cc0cacb8d63368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:24 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 14 01:36:09 2021 -0700
Change-Id: I291512a9c44cc0501b05d1c35c92152075401403
Original commit hash: 6d213ef130d77445e2bca0044484e3beab4b3616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 54b39b2477bb05b37319b2f4a38c905217bd7f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:20 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enlarge MicroCodeFv size by 1 block

Hsd-es-id: 1509684850
Original commit date: Wed Sep 8 09:04:05 2021 +0800
Change-Id: I645a7e80d2333edc72db47a5bd3de1e27736810b
Original commit hash: e1e6e395878150339bc41f82b25150a91c23729c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 5ceaecb1b0df3c2a5c210dd385a0684050f75638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:16 2021 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Multiple Fix in Serial io I2c Lib

- Fix for I2C writes above the size of UINT8 fail with the SerialIoI2cLib
- Added STOP and Restart handling in SerialIoI2cWrite API
- Fix for getting I2C out of reset by writing 0x3 to ResetI2C
- Removed I2C enabling when device is already out of reset
- Restart Arg in Write/Read API control Reset/Enabling handling
- Register initalization from 0 in case of I2C_MEM_ENABLE & I2C_MEM_DATA_CMD
- Fix While loop in SerialIoI2cWaitTxFifoEmpty
- Fix TxHold configuration in SerialIoI2cSetFrequency

[
Hsd-es-id: 14014880043
Original commit date: Wed Aug 18 14:18:42 2021 -0700
Change-Id: I19f4cce536de846131005b796cbadf38bced043e
Original commit hash: 28ccc0c0074589e4d6da6ebe3fc7a9d7aef102e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PssLib/PssLib.c
ClientOneSiliconPkg/Include/Library/SerialIoI2cLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 4f413c625762c68124ac77af06b8181a3634c1d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:12 2021 -0700 
-------------------------------------------------------------------------------- 
VR Spec Update for WW35
 - Added ADL P 4+4 45W Spec
 - Added ADL M VCCSA TDC Value
 - Updated the ADL SBGA 55W PL2 and PL4
 - Updated ADLP 6+8 45W PL1 Tau from 28s to 56s
 - Updated ADLP 2+8 15W PL1 Tau from 42s to 28s

Hsd-es-id: 22013792542
Original commit date: Tue Aug 31 14:42:07 2021 +0530
Change-Id: I69ed9a7efac9bdb2b30ab8f64e0ca2dab49b4aee
Original commit hash: 437a5175a6988df08cbe6931b099e7528216e142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 5ba85c8d0d7f83c12f695b7f2d72c47a71ed1948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:04 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2381_00

Hsd-es-id: N/A
Original commit date: Mon Sep 13 08:48:16 2021 -0700
Change-Id: I942e076a67cc80c22e4e28ee0b078b8ca130e78d
Original commit hash: f0b518ef3be5ea9a6694ca5b7c1393a2f6a56307

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0bf8f3c406f29cc69cf56469a5f07cad15620f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:29:00 2021 -0700 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync part-2
Added SortLib in AlderLakeSiliconPkg.dsc
Corrected TpmPlatformHierarchyLib path in BoardPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:45:13 2021 +0530
Change-Id: If27bbb42d5f07d29016046e267b4033e587747b1
Original commit hash: a78767cd19940ce9b73028e6b3f5c26de31107d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: c24a280df3cb17fca7e2e1b28f3e3537c98d9ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:56 2021 -0700 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync
Added SortLib in AlderLakeFspPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:06:09 2021 +0530
Change-Id: I72f334f1d808d5d6b1800c7128eb263c99e73bf6
Original commit hash: a451e8d06b7b6f0af5df9ead49d47d14e0456656

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 1b05b3545d824c39dea938e96b16969dd032ab94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:52 2021 -0700 
-------------------------------------------------------------------------------- 
Bluetooth: iLE: Public Key X Coordinate check

As Per Errata 17113, X coordinate of Public key shall not be same

Hsd-es-id: 16014560962
Original commit date: Mon Aug 30 16:12:17 2021 +0300
Change-Id: I0381f681fb8c6b8db6bf31ab1135955e205ca6d4
Original commit hash: 20f72fde110a6c82f9c42676fdb15d6a4814e35c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c

================================================================================ 
Commit: 60ad439e67428ff24b63af419c6f186a1cb7c4a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:48 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 13 01:24:48 2021 -0700
Change-Id: I37ddaede16197482b376aa1f62287674e1b17531
Original commit hash: 357c8a4b4e91169648c08e394e0a8ceda4dc204c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 795b4df47eb3536bff8d8d33cf2788abd47273eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:44 2021 -0700 
-------------------------------------------------------------------------------- 
[RPLS-AEP] - GPIO Porting missed for AEP & Board/PlatformType missing.
	- Corrected the GPIO based on the platform GPIO Sheet.
	- Added AEP case for Board/platfromType.
	- verified EDSFF working& Primarydisplay option visiable with help of board team.

Hsd-es-id: 16014634458
Original commit date: Wed Sep 1 10:08:21 2021 +0530
Change-Id: Iafe07beae067c936de3ac1db814f64e130555ef9
Original commit hash: 1e5ddceac757d78546f14c39ed856b2722b1cc9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 293fdae775a074f85c75b64aeafe498f43d226f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:41 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2377_00

Hsd-es-id: N/A
Original commit date: Sun Sep 12 08:50:04 2021 -0700
Change-Id: Ie6b9bbe05bc3fb98dbec3b54d48247450680f70e
Original commit hash: 339ca5fa3526cb3db7860250832ae290973b93ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1a2fe542f9aa850f6d6b29d319330bc9f225555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:37 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 12 01:24:01 2021 -0700
Change-Id: I103a2c556ca4c1503c1ba7feabf85b76f7cd1aa2
Original commit hash: 2f60af9c087b42a70368da5bde11c1e37253d12b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a0a8e49e719e0360e6181c25a1f58481d6cbc39b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:33 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2376_00

Hsd-es-id: N/A
Original commit date: Sat Sep 11 08:48:30 2021 -0700
Change-Id: I9e61ef2b7884101846f1f35b8f0fb8b5cd1c6747
Original commit hash: 27c6a928a45d7a2fd392d6e71e803198c84cf48b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f8f37cda42de2ff99090034bbe485854973da68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:29 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 11 01:36:36 2021 -0700
Change-Id: I750a4c9d9f61a3feed3a4790bb978175ddcc7e83
Original commit hash: 4d433ecfc1202f2f0587a8ab51973207eacb56e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ddc734725e20d222f519282e55760edc7793f22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:25 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.190

(cherry picked from commit 4c5bd4a26c5d5d2f9bbda73c7c2ff737afb5dbe1)

Sat Sep 11 07:01:06 2021 +0000
Original commit date: Sat Sep 11 07:01:06 2021 +0000
Original commit hash: cee25910e5137649b0c2453a25f0ef759c8f19dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4bebe64260f68ae28c6c35cbf2a5d815aae37e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:22 2021 -0700 
-------------------------------------------------------------------------------- 
[ise][1509760639][ADL-N Erb | LP5] Fix ADL-N ERB LP5 dq/dqs swapping info

Changes:
    Fix an mistake of ADL-N ERB LP5 dq/dqs swapping info

[Impacted Platform]
ADL-N Erb LP5 only

Registers impacted: NA

Hsd-es-id: 1509760639
Original commit date: Fri Sep 10 15:58:05 2021 +0800
Change-Id: If897d92846755259f285e6e6a83680df0a14587f
Original commit hash: a8115a4300dc79fa3c127e1faea856a3a2e5a0f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: f3b6db42cbd826206b8caf201296b63071206555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:14 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2375_00

Hsd-es-id: N/A
Original commit date: Fri Sep 10 08:47:59 2021 -0700
Change-Id: I0e1e06db1664eae266dc0bcc2bbfcdd7dc3ca604
Original commit hash: 1932956aab016468b50e629abb7cabbd2b307c2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 24d082851b55db0554063faa500f507bd71670f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:10 2021 -0700 
-------------------------------------------------------------------------------- 
[RPLP][PORT FROM RPLS][dTBT only] Remove TBT Force POWER option in BIOS settings

Hsd-es-id: N/A
Original commit date: Fri Sep 10 11:56:45 2021 +0800
Change-Id: I6966b6c7aa6cec23cfc465f1912b3e268a577778
Original commit hash: 528a75cdbf6a4de7c1dadf2e54854a69e7ed3a9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: ecccbc31fd3ff4b35bc8f58dba67b005812af80f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:06 2021 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 10 01:28:22 2021 -0700
Change-Id: Ie698fda396ef90bf00c8c822991eaaa5e544ed35
Original commit hash: bf2f8445d0091de09b7cc01ee99dd8e9f1153a43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9774fbf446c189c7bf3012cc2ebedca2138c12e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:28:02 2021 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.189

(cherry picked from commit a9efd8be6998ef2c6f08512bd4a98358383c9f56)

Fri Sep 10 07:00:54 2021 +0000
Original commit date: Fri Sep 10 07:00:54 2021 +0000
Original commit hash: d000e706892e64f7b16ebcbccd1f6cfdbad3b090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 816c211c6ae31abe7bc4c22ea6c0471a33590f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:27:59 2021 -0700 
-------------------------------------------------------------------------------- 
[ISE][1509764770]: handle registers change for save/restore

No external changes visible.

Hsd-es-id: 1509764770
Original commit date: Tue Aug 17 14:52:06 2021 +0800
Change-Id: I6323e8a9ab11634d182d6952dac902d3d5406169
Original commit hash: 40c47f1997b74810b1acef3b94a6eea8c026694c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 942e317a4b371c09d63f19c8a0fa72f63f291634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:27:55 2021 -0700 
-------------------------------------------------------------------------------- 
[RPL-S] [RPP-S] [A0] [PO]Core Frequency always stuck at 1.8GHz and not getting updated  on Task manager even at 100 % core Utilization

Correct stepping check for
  -ScalingFactorBigCore
  -ScalingFactorBigCore

Hsd-es-id: 1509907219
Original commit date: Thu Sep 9 23:50:00 2021 +0800
Change-Id: I1909a8010d8d3d0e8541ca7d9e10501aae1bb422
Original commit hash: a4cd67790cf5b98f66c5f699fc21c2d61277df77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: d3950e934bcb6b8221c1c38491cfbf25dca25af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:27:51 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add support for FLL Overclocking Mode.

New Bit fields are defined to support FLL Overclocking Mode using B2P Mailbox.
Command: MAILBOX_BIOS_CMD_OC_INTERFACE (0x37) and Sub-Command: BIOS_OC_INTERFACE_SUBCMD_WRITE_OC_PERSISTENT_OVERRIDES (0x3)

Hsd-es-id: 22013759562
Original commit date: Fri Aug 27 14:22:21 2021 -0700
Change-Id: Ic6b2348fb44a0edc8bedb6079046119dc2343ea6
Original commit hash: be971843c04cde04ace51997a680f8af65d31872

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: a8a5ed1eccc935dfd4d7f7ef41f8d5e05d84602f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:27:46 2021 -0700 
-------------------------------------------------------------------------------- 
[ADL] HSTI Error 0x00080003 Platform Security Specification - Memory Map Security Configuration - Non lockable MMIO ranges overlap other critical regions

Add disabled checks for PEG ranges in memory map configuration test

Hsd-es-id: 18017924399
Original commit date: Tue Sep 7 20:37:28 2021 +0200
Change-Id: Ic41a14b80cf91ccd0b24eca0d3629ef65b329042
Original commit hash: 3203afa5587915a9e03e1d9087423c5fd6d4c391

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 7be33f32d3c9a25d181c21dd1bdb09e28135c175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 14 13:27:42 2021 -0700 
-------------------------------------------------------------------------------- 
Reverting all the commit which was cherry-picked to support the ADL-P/S dot labels
Lavanya: Edited
This reverts commit from 577ba3262b74f2ad03a51f149cd6aadc2c485777 to 28882eb398517520f700677e9b775b7c1b3ed34b

Hsd-es-id: NA
Original commit date: Mon Sep 27 12:03:22 2021 +0530
Change-Id: Iae2f74ba9beb71f9a4ea1d79df921c247ef2f1ab
Original commit hash: 27a8c7b4c5554c434c203c4fd494c18601ed39ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
