
*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/b183r035m/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source FPGA_TOP.tcl -notrace
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 482.480 ; gain = 96.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:23]
	Parameter MODE_LEN bound to: 4 - type: integer 
	Parameter ID_LEN bound to: 4 - type: integer 
	Parameter ADDR_LEN bound to: 8 - type: integer 
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter TX_LEN bound to: 24 - type: integer 
	Parameter RD_MODE bound to: 4'b1000 
	Parameter WR_MODE bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0000 
	Parameter RECV bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter INIT bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'CLKGEN' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.runs/synth_1/.Xil/Vivado-13784-DESKTOP-026M7H9/realtime/CLKGEN_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CLKGEN' (1#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.runs/synth_1/.Xil/Vivado-13784-DESKTOP-026M7H9/realtime/CLKGEN_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_spi_mosi_reg' and it is trimmed from '3' to '2' bits. [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:83]
WARNING: [Synth 8-87] always_comb on 'init_done_reg' did not result in combinational logic [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:149]
WARNING: [Synth 8-3848] Net ODATA_A in module/entity FPGA_TOP does not have driver. [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:35]
WARNING: [Synth 8-3848] Net ODATA_B in module/entity FPGA_TOP does not have driver. [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:36]
WARNING: [Synth 8-3848] Net ODATA_C in module/entity FPGA_TOP does not have driver. [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (2#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:23]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[0]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[0]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 536.383 ; gain = 150.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 536.383 ; gain = 150.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 536.383 ; gain = 150.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc:21]
Finished Parsing XDC File [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/digilent-xdc-master/digilent-xdc-master/Cmod-A7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FPGA_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 871.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ICLK. (constraint file  c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ICLK. (constraint file  c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clkgen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "miso_buffer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "recv_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cr_state_reg' in module 'FPGA_TOP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                             1111
                    IDLE |                           000010 |                             0000
                    RECV |                           000100 |                             0001
                    READ |                           001000 |                             0010
                   WRITE |                           010000 |                             0011
                    SEND |                           100000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cr_state_reg' using encoding 'one-hot' in module 'FPGA_TOP'
WARNING: [Synth 8-327] inferring latch for variable 'init_done_reg' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPGA_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_A[0]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_B[0]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[10]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[9]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[8]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[7]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[6]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[5]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[4]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[3]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[2]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[1]
WARNING: [Synth 8-3331] design FPGA_TOP has unconnected port ODATA_C[0]
WARNING: [Synth 8-3332] Sequential element (r_spi_miso_reg) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'r_spi_miso_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:240]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:240]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:240]
WARNING: [Synth 8-3332] Sequential element (r_spi_miso_reg__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (r_spi_oxcs_reg) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (r_spi_oxcs_reg__0) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'r_spi_oxcs_reg__0/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:211]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:211]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:211]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[7]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[7]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[6]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[6]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[5]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[5]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[4]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[4]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[3]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[3]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[2]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[2]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[1]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[1]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[0]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tx_bit_cnt_reg[0]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:237]
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[7]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[6]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[5]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[4]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[3]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[2]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[1]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[0]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[7]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[6]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[5]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[4]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[3]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[2]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[1]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[0]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[7]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[6]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[5]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[4]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[3]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[2]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[1]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (tx_bit_cnt_reg[0]__2) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (recv_done_reg) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'recv_done_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:232]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:232]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:232]
WARNING: [Synth 8-3332] Sequential element (recv_done_reg__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (read_done_reg) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'read_done_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:233]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:233]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:233]
WARNING: [Synth 8-3332] Sequential element (read_done_reg__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (write_done_reg) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'write_done_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:234]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:234]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:234]
WARNING: [Synth 8-3332] Sequential element (write_done_reg__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (send_done_reg) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'send_done_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:235]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:235]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:235]
WARNING: [Synth 8-3332] Sequential element (send_done_reg__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[23]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[22]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[21]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[20]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[19]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[18]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[17]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[16]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[15]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[14]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[13]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[12]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[11]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[10]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[9]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[8]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[7]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[6]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[5]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[4]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[3]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[2]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[1]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[0]) is unused and will be removed from module FPGA_TOP.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'miso_buffer_reg[0]/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:216]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:216]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:216]
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[7]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[6]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[5]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[4]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[3]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[2]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[1]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[0]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[23]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[22]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[21]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[20]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[19]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[18]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[17]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[16]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[15]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[14]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[13]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[12]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[11]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[10]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[9]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[8]__0) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[7]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[6]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[5]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[4]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[3]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[2]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[1]__1) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (miso_buffer_reg[0]__1) is unused and will be removed from module FPGA_TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/OCLK100MHZ' to pin 'clkgen/bbstub_OCLK100MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 871.891 ; gain = 486.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net init_done with 1st driver pin 'init_done_reg__0/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net init_done with 2nd driver pin 'init_done_reg/Q' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv:242]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FPGA_TOP    | mosi_buffer_reg[16] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CLKGEN        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CLKGEN |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |     4|
|7     |LUT6   |     3|
|8     |SRL16E |     1|
|9     |FDRE   |    33|
|10    |FDSE   |     3|
|11    |LD     |     1|
|12    |IBUF   |     8|
|13    |OBUF   |     3|
|14    |OBUFT  |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   103|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 880.227 ; gain = 494.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 47 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 880.227 ; gain = 158.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 880.227 ; gain = 494.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 179 Warnings, 47 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 880.227 ; gain = 505.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 880.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 24 15:17:21 2021...
