============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Td_5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     hp
   Run Date =   Sun Oct 22 16:30:29 2023

   Run on =     LAPTOP-1GGKBRTU
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_place.db" in  1.527317s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (106.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 266 MB, peak memory is 316 MB
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file E:/fpga_cxcy/final_2/final/td/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1022)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1055)
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file AHBlite_GPIO.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-8007 ERROR: unexpected EOF in ../lcd/BlockROM9.v(20)
HDL-1007 : Verilog file '../lcd/BlockROM9.v' ignored due to errors
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 84 feed throughs used by 67 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db" in  9.365645s wall, 9.312500s user + 0.250000s system = 9.562500s CPU (102.1%)

RUN-1004 : used memory is 812 MB, reserved memory is 774 MB, peak memory is 821 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 104 feed throughs used by 85 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db" in  6.022751s wall, 5.921875s user + 0.218750s system = 6.140625s CPU (102.0%)

RUN-1004 : used memory is 835 MB, reserved memory is 801 MB, peak memory is 843 MB
GUI-5004 WARNING: LED[7] has not been assigned a location ...
GUI-5004 WARNING: LED[6] has not been assigned a location ...
GUI-5004 WARNING: LED[5] has not been assigned a location ...
GUI-5004 WARNING: LED[4] has not been assigned a location ...
GUI-5004 WARNING: LED[3] has not been assigned a location ...
GUI-5004 WARNING: LED[2] has not been assigned a location ...
GUI-5004 WARNING: LED[1] has not been assigned a location ...
GUI-5004 WARNING: LED[0] has not been assigned a location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned a location ...
GUI-5004 WARNING: Row_beep[3] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
GUI-5005 WARNING: Unknown file icon ...
TMR-3509 : Import timing summary.
RUN-1002 : start command "report_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.127778s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (106.7%)

RUN-1004 : used memory is 804 MB, reserved memory is 886 MB, peak memory is 848 MB
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode final" in  1.872877s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (105.1%)

RUN-1004 : used memory is 765 MB, reserved memory is 849 MB, peak memory is 849 MB
RUN-1002 : start command "report_timing -ctr"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.104859s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (104.7%)

RUN-1004 : used memory is 806 MB, reserved memory is 887 MB, peak memory is 849 MB
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -ctr" in  1.883480s wall, 1.875000s user + 0.093750s system = 1.968750s CPU (104.5%)

RUN-1004 : used memory is 797 MB, reserved memory is 885 MB, peak memory is 851 MB
