{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729602839319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729602839319 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fonction1_Vitesse_anememtre EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Fonction1_Vitesse_anememtre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729602839341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729602839384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729602839384 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729602839636 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729602839654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729602840057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729602840057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729602840057 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729602840057 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729602840077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729602840077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729602840077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729602840077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729602840077 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729602840077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729602840084 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729602840169 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1729602840832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729602840834 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1729602840834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fonction1_Vitesse_anememtre.sdc " "Synopsys Design Constraints File file not found: 'Fonction1_Vitesse_anememtre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729602840858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729602840866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729602840866 "|anemo_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[6\] sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[6\] is being clocked by sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729602840867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729602840867 "|anemo_block|sopc_anemo:inst|sopc_anemo_mm_interconnect_0:mm_interconnect_0|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int " "Node: sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_somme\[7\] sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int " "Register sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_somme\[7\] is being clocked by sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729602840867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729602840867 "|anemo_block|sopc_anemo:inst|avalon_anem:avalon_mesure_freq_0|port_map_anem:U3|diviseur:U1|clk_1_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_in " "Node: freq_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[0\] freq_in " "Register sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[0\] is being clocked by freq_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729602840867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729602840867 "|anemo_block|freq_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729602840889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729602840889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729602840889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1729602840889 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729602840890 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729602840890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729602840890 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729602840890 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729602840890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841082 ""}  } { { "anemo_block.bdf" "" { Schematic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/anemo_block.bdf" { { 216 80 248 232 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_in~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node freq_in~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841082 ""}  } { { "anemo_block.bdf" "" { Schematic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/anemo_block.bdf" { { 176 88 256 192 "freq_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841082 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 6314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[39\]  " "Automatically promoted node sopc_anemo:inst\|sopc_anemo_mm_interconnect_0:mm_interconnect_0\|sopc_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[39\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|config\[2\]~1 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|config\[2\]~1" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729602841082 ""}  } { { "sopc_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int  " "Automatically promoted node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|diviseur:U1\|clk_1_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[5\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[5\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[5\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[5\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[4\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[4\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[4\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[4\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[1\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[1\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[1\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[1\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[0\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[0\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[0\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[0\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[3\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_desc\[3\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[3\] " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|calcule_freq:U2\|signal_front_mont\[3\]" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1729602841082 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729602841082 ""}  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_anemo:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_anemo:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_anemo:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "altera_reset_controller.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729602841083 ""}  } { { "altera_reset_controller.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|config\[0\]  " "Automatically promoted node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_valid " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_valid" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[0\]~1 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|readdata\[0\]~1" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~0 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~0" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~1 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~1" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~2 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~2" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~3 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~3" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~4 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~4" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~5 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~5" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~7 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~7" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~8 " "Destination node sopc_anemo:inst\|avalon_anem:avalon_mesure_freq_0\|port_map_anem:U3\|gestion_data_anem:U3\|signal_out~8" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 3897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729602841083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729602841083 ""}  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729602841083 ""}  } { { "sopc_anemo_nios2_gen2_0_cpu.v" "" { Text "c:/users/redat/desktop/sopc/fonction1_vitesse_anem/sopc_anemo/synthesis/submodules/sopc_anemo_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_anemo:inst\|sopc_anemo_nios2_gen2_0:nios2_gen2_0\|sopc_anemo_nios2_gen2_0_cpu:cpu\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci\|sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug:the_sopc_anemo_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729602841083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729602841447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729602841450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729602841450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729602841454 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729602841459 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729602841464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729602841464 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729602841467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729602841523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1729602841527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729602841527 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729602841662 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1729602841674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729602842307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729602842608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729602842641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729602843184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729602843184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729602843591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729602844691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729602844691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729602844886 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1729602844886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729602844886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729602844888 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729602845027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729602845048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729602845302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729602845303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729602845667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729602846182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/Fonction1_Vitesse_anememtre.fit.smsg " "Generated suppressed messages file C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/Fonction1_Vitesse_anememtre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729602846611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5688 " "Peak virtual memory: 5688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729602847295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 15:14:07 2024 " "Processing ended: Tue Oct 22 15:14:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729602847295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729602847295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729602847295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729602847295 ""}
