#
ALU_4_Bit buffer_gen layout
|I7
|I6
|I5
|I4
#
tsmc18 nmos2v layout
|M0
|M1
|M2
|M3
|M4
|M5
|M6
|M7
|M8
|M9
|M10
|M11
|M12
|M13
|M14
|M15
#ISCELL
tsmc18 M2_M1 symbolic
I141
I140
I139
I136
I127
I124
I120
I119
I118
I117
I115
I111
I106
I105
I104
I103
I102
I96
I95
I94
I92
I91
I88
I87
I86
I85
I83
I82
I81
I79
I78
I75
I73
I72
#ISCELL
tsmc18 M3_M2 symbolic
I138
I137
I126
I125
I121
I116
I110
I107
I101
I100
I99
I98
I97
I93
I90
I89
I84
I80
I77
I76
I74
#ISCELL
tsmc18 M4_M3 symbolic
I109
I108
#ISCELL
tsmc18 M1_POLY1 symbolic
I143
I142
I135
I134
I133
I132
I131
I130
I129
I128
I123
I122
I114
I113
I112
