Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 19 23:05:56 2022
| Host         : DESKTOP-8TG7GVV running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                          | 10         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on uart_tx relative to clock(s) sys_clk
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports sys_clk] (Source: L:/FPGA_Projects/02_KintexBoard_Playground/01_uart_to_usb/01_uart_to_usb.srcs/constrs_1/new/constrs.xdc (Line: 6))
Previous: create_clock -period 10.000 [get_ports sys_clk] (Source: l:/FPGA_Projects/02_KintexBoard_Playground/01_uart_to_usb/01_uart_to_usb.gen/sources_1/ip/uart_pll/uart_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports sys_clk] (Source: L:/FPGA_Projects/02_KintexBoard_Playground/01_uart_to_usb/01_uart_to_usb.srcs/constrs_1/new/constrs.xdc (Line: 6))
Previous: create_clock -period 10.000 [get_ports sys_clk] (Source: l:/FPGA_Projects/02_KintexBoard_Playground/01_uart_to_usb/01_uart_to_usb.gen/sources_1/ip/uart_pll/uart_pll.xdc (Line: 56))
Related violations: <none>


