#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557dd48b0310 .scope module, "ddr_reset_sequencer_tb" "ddr_reset_sequencer_tb" 2 47;
 .timescale -9 -12;
P_0x557dd48b04a0 .param/l "lpCycle" 1 2 49, +C4<00000000000000000000000000000010>;
v0x557dd48c9d70_0 .var "rCLK", 0 0;
v0x557dd48c9e30_0 .var "rRST", 0 0;
v0x557dd48c9ed0_0 .net "w_ddr_axi_rstn", 0 0, L_0x557dd48ca1e0;  1 drivers
v0x557dd48c9fa0_0 .net "w_ddr_cfg_seq_rst", 0 0, L_0x557dd48ca2a0;  1 drivers
v0x557dd48ca070_0 .net "w_ddr_cfg_seq_start", 0 0, L_0x557dd48ca360;  1 drivers
v0x557dd48ca110_0 .net "w_ddr_init_done", 0 0, L_0x557dd48ca420;  1 drivers
S_0x557dd48b0540 .scope module, "ddr_reset_sequencer" "ddr_reset_sequencer" 2 70, 3 44 0, S_0x557dd48b0310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iRST";
    .port_info 1 /INPUT 1 "iCLK";
    .port_info 2 /INPUT 1 "iddr_cfg_done";
    .port_info 3 /OUTPUT 1 "o_ddr_axi_rstn";
    .port_info 4 /OUTPUT 1 "o_ddr_cfg_seq_rst";
    .port_info 5 /OUTPUT 1 "o_ddr_cfg_seq_start";
    .port_info 6 /OUTPUT 1 "o_ddr_init_done";
P_0x557dd486ccf0 .param/l "lpDone" 1 3 66, C4<11>;
P_0x557dd486cd30 .param/l "lpIdol" 1 3 63, C4<00>;
P_0x557dd486cd70 .param/l "lpReset" 1 3 64, C4<01>;
P_0x557dd486cdb0 .param/l "lpStart" 1 3 65, C4<10>;
P_0x557dd486cdf0 .param/l "pStartCntBitWidth" 0 3 45, +C4<00000000000000000000000000000011>;
L_0x557dd48ca1e0 .functor BUFZ 1, v0x557dd48c98b0_0, C4<0>, C4<0>, C4<0>;
L_0x557dd48ca2a0 .functor BUFZ 1, v0x557dd48c9970_0, C4<0>, C4<0>, C4<0>;
L_0x557dd48ca360 .functor BUFZ 1, v0x557dd48c9a30_0, C4<0>, C4<0>, C4<0>;
L_0x557dd48ca420 .functor BUFZ 1, v0x557dd48c9af0_0, C4<0>, C4<0>, C4<0>;
v0x557dd486cff0_0 .net "iCLK", 0 0, v0x557dd48c9d70_0;  1 drivers
v0x557dd48c9260_0 .net "iRST", 0 0, v0x557dd48c9e30_0;  1 drivers
L_0x7f07906c3018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557dd48c9320_0 .net "iddr_cfg_done", 0 0, L_0x7f07906c3018;  1 drivers
v0x557dd48c93c0_0 .net "o_ddr_axi_rstn", 0 0, L_0x557dd48ca1e0;  alias, 1 drivers
v0x557dd48c9480_0 .net "o_ddr_cfg_seq_rst", 0 0, L_0x557dd48ca2a0;  alias, 1 drivers
v0x557dd48c9590_0 .net "o_ddr_cfg_seq_start", 0 0, L_0x557dd48ca360;  alias, 1 drivers
v0x557dd48c9650_0 .net "o_ddr_init_done", 0 0, L_0x557dd48ca420;  alias, 1 drivers
v0x557dd48c9710_0 .var "rSeqCnt", 2 0;
v0x557dd48c97f0_0 .var "rSeqMaxCke", 0 0;
v0x557dd48c98b0_0 .var "r_ddr_axi_rstn", 0 0;
v0x557dd48c9970_0 .var "r_ddr_cfg_seq_rst", 0 0;
v0x557dd48c9a30_0 .var "r_ddr_cfg_seq_start", 0 0;
v0x557dd48c9af0_0 .var "r_ddr_init_done", 0 0;
v0x557dd48c9bb0_0 .var "rs", 1 0;
E_0x557dd48a62f0 .event edge, v0x557dd48c9710_0;
E_0x557dd4890b10 .event posedge, v0x557dd486cff0_0;
    .scope S_0x557dd48b0540;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %end;
    .thread T_0;
    .scope S_0x557dd48b0540;
T_1 ;
    %wait E_0x557dd4890b10;
    %load/vec4 v0x557dd48c9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557dd48c9bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %load/vec4 v0x557dd48c9710_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v0x557dd48c9710_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %load/vec4 v0x557dd48c97f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %load/vec4 v0x557dd48c9710_0;
    %addi 1, 0, 3;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x557dd48c9bb0_0;
    %assign/vec4 v0x557dd48c9bb0_0, 0;
    %load/vec4 v0x557dd48c9710_0;
    %assign/vec4 v0x557dd48c9710_0, 0;
    %load/vec4 v0x557dd48c9320_0;
    %assign/vec4 v0x557dd48c98b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557dd48c9970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557dd48c9a30_0, 0;
    %load/vec4 v0x557dd48c9320_0;
    %assign/vec4 v0x557dd48c9af0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557dd48b0540;
T_2 ;
    %wait E_0x557dd48a62f0;
    %load/vec4 v0x557dd48c9710_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x557dd48c97f0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557dd48b0310;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dd48c9e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dd48c9d70_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x557dd48b0310;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x557dd48c9d70_0;
    %inv;
    %store/vec4 v0x557dd48c9d70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557dd48b0310;
T_5 ;
    %vpi_call 2 83 "$dumpfile", "ddr_reset_sequencer_tb.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557dd48b0310 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557dd48c9e30_0, 0, 1;
    %delay 32000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557dd48c9e30_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./src/ddr_reset_sequencer_tb.v";
    "./src/ddr_reset_sequencer.v";
