/*
 * Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
 * 
 * On Fri Dec  2 22:41:44 PST 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkMMUSynth.h"
#include "imported_BDPI_functions.h"


/* Literal declarations */
static unsigned int const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											    2863311530u,
											    2863311530u,
											    2863311530u,
											    43690u };
static tUWide const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(145u,
									    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     305834u };
static tUWide const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     174762u };
static tUWide const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("Error: responseFifo is unexpectedly full", 40u);
static std::string const __str_literal_2("idReturn %d", 11u);
static std::string const __str_literal_3("mkMMU::sglist ERROR", 19u);


/* Constructor */
MOD_mkMMUSynth::MOD_mkMMUSynth(tSimStateHdl simHdl,
			       char const *name,
			       Module *parent,
			       tUInt8 ARG_mmuid,
			       tUInt8 ARG_hostMapped)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_configResponseFifo(simHdl, "configResponseFifo", this, 5u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifo(simHdl, "dmaErrorFifo", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifos_0(simHdl, "dmaErrorFifos_0", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_dmaErrorFifos_1(simHdl, "dmaErrorFifos_1", this, 75u, 1u, (tUInt8)1u, 0u),
    INST_idResponseFifo(simHdl, "idResponseFifo", this, 5u, 1u, (tUInt8)1u, 0u),
    INST_idReturnFifo(simHdl, "idReturnFifo", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_incomingReqs_0(simHdl, "incomingReqs_0", this, 45u, 2u, (tUInt8)1u, 0u),
    INST_incomingReqs_1(simHdl, "incomingReqs_1", this, 45u, 2u, (tUInt8)1u, 0u),
    INST_offs1_0(simHdl, "offs1_0", this, 30u, 3u, (tUInt8)1u, 0u),
    INST_offs1_1(simHdl, "offs1_1", this, 30u, 3u, (tUInt8)1u, 0u),
    INST_pageResponseFifos_0(simHdl, "pageResponseFifos_0", this, 43u, 2u, (tUInt8)1u, 0u),
    INST_pageResponseFifos_1(simHdl, "pageResponseFifos_1", this, 43u, 2u, (tUInt8)1u, 0u),
    INST_regall_cbram_bram(simHdl, "regall_cbram_bram", this, (tUInt8)1u, 5u, 145u, (tUInt8)32u, 2u),
    INST_regall_cbram_counter_0_cnt(simHdl,
				    "regall_cbram_counter_0_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_0_dec_wire(simHdl,
					 "regall_cbram_counter_0_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_inc_wire(simHdl,
					 "regall_cbram_counter_0_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_positive_reg(simHdl,
					     "regall_cbram_counter_0_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_counter_1_cnt(simHdl,
				    "regall_cbram_counter_1_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_1_dec_wire(simHdl,
					 "regall_cbram_counter_1_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_inc_wire(simHdl,
					 "regall_cbram_counter_1_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_positive_reg(simHdl,
					     "regall_cbram_counter_1_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_cycles(simHdl, "regall_cbram_cycles", this, 32u, 0u, (tUInt8)0u),
    INST_regall_cbram_data0_0(simHdl, "regall_cbram_data0_0", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data0_1(simHdl, "regall_cbram_data0_1", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data1_0(simHdl,
			      "regall_cbram_data1_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data1_1(simHdl,
			      "regall_cbram_data1_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_0(simHdl,
			      "regall_cbram_data2_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_1(simHdl,
			      "regall_cbram_data2_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_responseFifo_0(simHdl,
				     "regall_cbram_responseFifo_0",
				     this,
				     145u,
				     2u,
				     (tUInt8)1u,
				     0u),
    INST_regall_cbram_responseFifo_1(simHdl,
				     "regall_cbram_responseFifo_1",
				     this,
				     145u,
				     2u,
				     (tUInt8)1u,
				     0u),
    INST_reqs0_0(simHdl, "reqs0_0", this, 45u, 3u, (tUInt8)1u, 0u),
    INST_reqs0_1(simHdl, "reqs0_1", this, 45u, 3u, (tUInt8)1u, 0u),
    INST_sglId_gen_comp_fifo(simHdl, "sglId_gen_comp_fifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_comp_state(simHdl, "sglId_gen_comp_state", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_counter_cnt(simHdl, "sglId_gen_counter_cnt", this, 6u, (tUInt8)32u, (tUInt8)0u),
    INST_sglId_gen_counter_dec_wire(simHdl, "sglId_gen_counter_dec_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_inc_wire(simHdl, "sglId_gen_counter_inc_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_positive_reg(simHdl,
					"sglId_gen_counter_positive_reg",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_sglId_gen_head_ptr(simHdl, "sglId_gen_head_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_inited(simHdl, "sglId_gen_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_retFifo(simHdl, "sglId_gen_retFifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_tagFifo(simHdl, "sglId_gen_tagFifo", this, 5u, 2u, (tUInt8)1u, 0u),
    INST_sglId_gen_tags(simHdl, "sglId_gen_tags", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_tail_ptr(simHdl, "sglId_gen_tail_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_simDma_dataFifo(simHdl, "simDma_dataFifo", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_stage3Params_0(simHdl, "stage3Params_0", this, 81u, 2u, (tUInt8)1u, 0u),
    INST_stage3Params_1(simHdl, "stage3Params_1", this, 81u, 2u, (tUInt8)1u, 0u),
    INST_stage4Params_0(simHdl, "stage4Params_0", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_stage4Params_1(simHdl, "stage4Params_1", this, 51u, 2u, (tUInt8)1u, 0u),
    INST_translationTable_cbram_bram(simHdl,
				     "translationTable_cbram_bram",
				     this,
				     (tUInt8)1u,
				     13u,
				     28u,
				     8192u,
				     2u),
    INST_translationTable_cbram_counter_0_cnt(simHdl,
					      "translationTable_cbram_counter_0_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_0_dec_wire(simHdl,
						   "translationTable_cbram_counter_0_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_inc_wire(simHdl,
						   "translationTable_cbram_counter_0_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_positive_reg(simHdl,
						       "translationTable_cbram_counter_0_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_counter_1_cnt(simHdl,
					      "translationTable_cbram_counter_1_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_1_dec_wire(simHdl,
						   "translationTable_cbram_counter_1_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_inc_wire(simHdl,
						   "translationTable_cbram_counter_1_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_positive_reg(simHdl,
						       "translationTable_cbram_counter_1_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_cycles(simHdl,
				       "translationTable_cbram_cycles",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_translationTable_cbram_data0_0(simHdl,
					"translationTable_cbram_data0_0",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data0_1(simHdl,
					"translationTable_cbram_data0_1",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_0(simHdl,
					"translationTable_cbram_data1_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_1(simHdl,
					"translationTable_cbram_data1_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_0(simHdl,
					"translationTable_cbram_data2_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_1(simHdl,
					"translationTable_cbram_data2_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_responseFifo_0(simHdl,
					       "translationTable_cbram_responseFifo_0",
					       this,
					       28u,
					       2u,
					       (tUInt8)1u,
					       0u),
    INST_translationTable_cbram_responseFifo_1(simHdl,
					       "translationTable_cbram_responseFifo_1",
					       this,
					       28u,
					       2u,
					       (tUInt8)1u,
					       0u),
    PORT_RST_N((tUInt8)1u),
    PORT_mmuid(ARG_mmuid),
    PORT_hostMapped(ARG_hostMapped),
    DEF_regall_cbram_data2_1___d87(147u),
    DEF_regall_cbram_data2_0___d66(147u),
    DEF_regall_cbram_responseFifo_1_first____d317(145u),
    DEF_regall_cbram_responseFifo_0_first____d189(145u),
    DEF_regall_cbram_data1_1___d101(147u),
    DEF_regall_cbram_data1_0___d80(147u),
    DEF_regall_cbram_data0_1_wget____d96(147u),
    DEF_regall_cbram_data0_0_wget____d75(147u),
    DEF_regall_cbram_bram_b_read____d105(145u),
    DEF_regall_cbram_bram_a_read____d84(145u),
    DEF_stage3Params_1_first____d349(81u),
    DEF_stage3Params_0_first____d222(81u),
    DEF_dmaErrorFifos_1_first____d178(75u),
    DEF_dmaErrorFifos_0_first____d175(75u),
    DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99(146u),
    DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78(146u),
    DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104(145u),
    DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83(145u),
    DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85(145u),
    DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106(145u),
    DEF__2_CONCAT_DONTCARE___d186(147u),
    DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79(147u),
    DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100(147u),
    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465(145u),
    DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464(108u),
    DEF__0_CONCAT_DONTCARE___d440(145u),
    DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216(81u),
    DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215(79u),
    DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343(81u),
    DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342(79u),
    DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214(77u),
    DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341(77u),
    DEF__805306368_CONCAT_reqs0_0_first__96___d218(75u),
    DEF__805306368_CONCAT_reqs0_1_first__23___d345(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394(75u)
{
  PORT_EN_request_region = false;
  PORT_EN_request_sglist = false;
  PORT_errorPipe_first.setSize(75u);
  PORT_errorPipe_first.clear();
  symbol_count = 106u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMMUSynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "configResponseFifo", SYM_MODULE, &INST_configResponseFifo);
  init_symbol(&symbols[1u], "dmaErrorFifo", SYM_MODULE, &INST_dmaErrorFifo);
  init_symbol(&symbols[2u], "dmaErrorFifos_0", SYM_MODULE, &INST_dmaErrorFifos_0);
  init_symbol(&symbols[3u], "dmaErrorFifos_1", SYM_MODULE, &INST_dmaErrorFifos_1);
  init_symbol(&symbols[4u], "EN_request_region", SYM_PORT, &PORT_EN_request_region, 1u);
  init_symbol(&symbols[5u], "EN_request_sglist", SYM_PORT, &PORT_EN_request_sglist, 1u);
  init_symbol(&symbols[6u], "errorPipe_first", SYM_PORT, &PORT_errorPipe_first, 75u);
  init_symbol(&symbols[7u], "hostMapped", SYM_PORT, &PORT_hostMapped, 1u);
  init_symbol(&symbols[8u], "idResponseFifo", SYM_MODULE, &INST_idResponseFifo);
  init_symbol(&symbols[9u], "idReturnFifo", SYM_MODULE, &INST_idReturnFifo);
  init_symbol(&symbols[10u], "incomingReqs_0", SYM_MODULE, &INST_incomingReqs_0);
  init_symbol(&symbols[11u], "incomingReqs_1", SYM_MODULE, &INST_incomingReqs_1);
  init_symbol(&symbols[12u], "mmuid", SYM_PORT, &PORT_mmuid, 4u);
  init_symbol(&symbols[13u], "offs1_0", SYM_MODULE, &INST_offs1_0);
  init_symbol(&symbols[14u], "offs1_1", SYM_MODULE, &INST_offs1_1);
  init_symbol(&symbols[15u], "pageResponseFifos_0", SYM_MODULE, &INST_pageResponseFifos_0);
  init_symbol(&symbols[16u], "pageResponseFifos_1", SYM_MODULE, &INST_pageResponseFifos_1);
  init_symbol(&symbols[17u], "RL_complete_sglId_gen", SYM_RULE);
  init_symbol(&symbols[18u], "RL_idReturnRule", SYM_RULE);
  init_symbol(&symbols[19u], "RL_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[20u], "RL_mkConnectionGetPut_1", SYM_RULE);
  init_symbol(&symbols[21u], "RL_regall_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[22u], "RL_regall_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[23u], "RL_regall_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[24u], "RL_regall_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[25u], "RL_sglId_gen_complete_rule1", SYM_RULE);
  init_symbol(&symbols[26u], "RL_sglId_gen_counter_react", SYM_RULE);
  init_symbol(&symbols[27u], "RL_sglId_gen_init_rule", SYM_RULE);
  init_symbol(&symbols[28u], "RL_sglId_gen_ret_rule", SYM_RULE);
  init_symbol(&symbols[29u], "RL_sglId_gen_tag_rule", SYM_RULE);
  init_symbol(&symbols[30u], "RL_stage1", SYM_RULE);
  init_symbol(&symbols[31u], "RL_stage1_1", SYM_RULE);
  init_symbol(&symbols[32u], "RL_stage2", SYM_RULE);
  init_symbol(&symbols[33u], "RL_stage2_1", SYM_RULE);
  init_symbol(&symbols[34u], "RL_stage3", SYM_RULE);
  init_symbol(&symbols[35u], "RL_stage3_1", SYM_RULE);
  init_symbol(&symbols[36u], "RL_stage4", SYM_RULE);
  init_symbol(&symbols[37u], "RL_stage4_1", SYM_RULE);
  init_symbol(&symbols[38u], "RL_stage5", SYM_RULE);
  init_symbol(&symbols[39u], "RL_stage5_1", SYM_RULE);
  init_symbol(&symbols[40u], "RL_translationTable_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[41u], "RL_translationTable_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[42u], "RL_translationTable_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[43u], "RL_translationTable_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[44u], "regall_cbram_bram", SYM_MODULE, &INST_regall_cbram_bram);
  init_symbol(&symbols[45u],
	      "regall_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_cnt);
  init_symbol(&symbols[46u],
	      "regall_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_dec_wire);
  init_symbol(&symbols[47u],
	      "regall_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_inc_wire);
  init_symbol(&symbols[48u],
	      "regall_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_positive_reg);
  init_symbol(&symbols[49u],
	      "regall_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_cnt);
  init_symbol(&symbols[50u],
	      "regall_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_dec_wire);
  init_symbol(&symbols[51u],
	      "regall_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_inc_wire);
  init_symbol(&symbols[52u],
	      "regall_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_positive_reg);
  init_symbol(&symbols[53u],
	      "regall_cbram_counter_1_positive_reg__h12858",
	      SYM_DEF,
	      &DEF_regall_cbram_counter_1_positive_reg__h12858,
	      1u);
  init_symbol(&symbols[54u], "regall_cbram_cycles", SYM_MODULE, &INST_regall_cbram_cycles);
  init_symbol(&symbols[55u], "regall_cbram_data0_0", SYM_MODULE, &INST_regall_cbram_data0_0);
  init_symbol(&symbols[56u], "regall_cbram_data0_1", SYM_MODULE, &INST_regall_cbram_data0_1);
  init_symbol(&symbols[57u], "regall_cbram_data1_0", SYM_MODULE, &INST_regall_cbram_data1_0);
  init_symbol(&symbols[58u], "regall_cbram_data1_1", SYM_MODULE, &INST_regall_cbram_data1_1);
  init_symbol(&symbols[59u], "regall_cbram_data2_0", SYM_MODULE, &INST_regall_cbram_data2_0);
  init_symbol(&symbols[60u], "regall_cbram_data2_1", SYM_MODULE, &INST_regall_cbram_data2_1);
  init_symbol(&symbols[61u],
	      "regall_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_0);
  init_symbol(&symbols[62u],
	      "regall_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_1);
  init_symbol(&symbols[63u], "reqs0_0", SYM_MODULE, &INST_reqs0_0);
  init_symbol(&symbols[64u], "reqs0_1", SYM_MODULE, &INST_reqs0_1);
  init_symbol(&symbols[65u], "sglId_gen_comp_fifo", SYM_MODULE, &INST_sglId_gen_comp_fifo);
  init_symbol(&symbols[66u], "sglId_gen_comp_state", SYM_MODULE, &INST_sglId_gen_comp_state);
  init_symbol(&symbols[67u],
	      "sglId_gen_comp_state__h999",
	      SYM_DEF,
	      &DEF_sglId_gen_comp_state__h999,
	      32u);
  init_symbol(&symbols[68u], "sglId_gen_counter_cnt", SYM_MODULE, &INST_sglId_gen_counter_cnt);
  init_symbol(&symbols[69u],
	      "sglId_gen_counter_dec_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_dec_wire);
  init_symbol(&symbols[70u],
	      "sglId_gen_counter_inc_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_inc_wire);
  init_symbol(&symbols[71u],
	      "sglId_gen_counter_positive_reg",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_positive_reg);
  init_symbol(&symbols[72u], "sglId_gen_head_ptr", SYM_MODULE, &INST_sglId_gen_head_ptr);
  init_symbol(&symbols[73u], "sglId_gen_inited", SYM_MODULE, &INST_sglId_gen_inited);
  init_symbol(&symbols[74u], "sglId_gen_retFifo", SYM_MODULE, &INST_sglId_gen_retFifo);
  init_symbol(&symbols[75u], "sglId_gen_tagFifo", SYM_MODULE, &INST_sglId_gen_tagFifo);
  init_symbol(&symbols[76u], "sglId_gen_tags", SYM_MODULE, &INST_sglId_gen_tags);
  init_symbol(&symbols[77u], "sglId_gen_tail_ptr", SYM_MODULE, &INST_sglId_gen_tail_ptr);
  init_symbol(&symbols[78u], "simDma_dataFifo", SYM_MODULE, &INST_simDma_dataFifo);
  init_symbol(&symbols[79u], "stage3Params_0", SYM_MODULE, &INST_stage3Params_0);
  init_symbol(&symbols[80u], "stage3Params_1", SYM_MODULE, &INST_stage3Params_1);
  init_symbol(&symbols[81u], "stage4Params_0", SYM_MODULE, &INST_stage4Params_0);
  init_symbol(&symbols[82u], "stage4Params_1", SYM_MODULE, &INST_stage4Params_1);
  init_symbol(&symbols[83u], "t__h1387", SYM_DEF, &DEF_t__h1387, 32u);
  init_symbol(&symbols[84u],
	      "translationTable_cbram_bram",
	      SYM_MODULE,
	      &INST_translationTable_cbram_bram);
  init_symbol(&symbols[85u],
	      "translationTable_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_cnt);
  init_symbol(&symbols[86u],
	      "translationTable_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_dec_wire);
  init_symbol(&symbols[87u],
	      "translationTable_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_inc_wire);
  init_symbol(&symbols[88u],
	      "translationTable_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_positive_reg);
  init_symbol(&symbols[89u],
	      "translationTable_cbram_counter_0_positive_reg__h12197",
	      SYM_DEF,
	      &DEF_translationTable_cbram_counter_0_positive_reg__h12197,
	      1u);
  init_symbol(&symbols[90u],
	      "translationTable_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_cnt);
  init_symbol(&symbols[91u],
	      "translationTable_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_dec_wire);
  init_symbol(&symbols[92u],
	      "translationTable_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_inc_wire);
  init_symbol(&symbols[93u],
	      "translationTable_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_positive_reg);
  init_symbol(&symbols[94u],
	      "translationTable_cbram_cycles",
	      SYM_MODULE,
	      &INST_translationTable_cbram_cycles);
  init_symbol(&symbols[95u],
	      "translationTable_cbram_data0_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_0);
  init_symbol(&symbols[96u],
	      "translationTable_cbram_data0_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_1);
  init_symbol(&symbols[97u],
	      "translationTable_cbram_data1_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_0);
  init_symbol(&symbols[98u],
	      "translationTable_cbram_data1_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_1);
  init_symbol(&symbols[99u],
	      "translationTable_cbram_data2_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_0);
  init_symbol(&symbols[100u],
	      "translationTable_cbram_data2_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_1);
  init_symbol(&symbols[101u],
	      "translationTable_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_0);
  init_symbol(&symbols[102u],
	      "translationTable_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_1);
  init_symbol(&symbols[103u], "WILL_FIRE_request_region", SYM_DEF, &DEF_WILL_FIRE_request_region, 1u);
  init_symbol(&symbols[104u], "WILL_FIRE_request_sglist", SYM_DEF, &DEF_WILL_FIRE_request_sglist, 1u);
  init_symbol(&symbols[105u], "x__h1160", SYM_DEF, &DEF_x__h1160, 5u);
}


/* Rule actions */

void MOD_mkMMUSynth::RL_sglId_gen_counter_react()
{
  tUInt8 DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11;
  tUInt8 DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9;
  tUInt8 DEF_b__h744;
  tUInt8 DEF_b__h753;
  tUInt8 DEF_b__h739;
  DEF_b__h739 = INST_sglId_gen_counter_cnt.METH_read();
  DEF_b__h753 = INST_sglId_gen_counter_dec_wire.METH_wget();
  DEF_b__h744 = INST_sglId_gen_counter_inc_wire.METH_wget();
  DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 = (tUInt8)63u & (((tUInt8)63u & (DEF_b__h739 + (INST_sglId_gen_counter_inc_wire.METH_whas() ? DEF_b__h744 : (tUInt8)0u))) - (INST_sglId_gen_counter_dec_wire.METH_whas() ? DEF_b__h753 : (tUInt8)0u));
  DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11 = !(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 == (tUInt8)0u);
  INST_sglId_gen_counter_cnt.METH_write(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9);
  INST_sglId_gen_counter_positive_reg.METH_write(DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11);
}

void MOD_mkMMUSynth::RL_sglId_gen_complete_rule1()
{
  tUInt32 DEF_x__h1120;
  tUInt8 DEF_x__h1047;
  tUInt8 DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20;
  tUInt32 DEF_sglId_gen_comp_state_BITS_31_TO_1___h1153;
  DEF_sglId_gen_comp_state__h999 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1387 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1160 = INST_sglId_gen_tail_ptr.METH_read();
  DEF_sglId_gen_comp_state_BITS_31_TO_1___h1153 = (tUInt32)(DEF_sglId_gen_comp_state__h999 >> 1u);
  DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = primExtract8(1u,
									      32u,
									      (tUInt32)(DEF_t__h1387),
									      5u,
									      (tUInt8)(DEF_x__h1160),
									      5u,
									      (tUInt8)(DEF_x__h1160));
  DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20 = !DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
  DEF_x__h1047 = (tUInt8)31u & (DEF_x__h1160 + (tUInt8)1u);
  DEF_x__h1120 = (((tUInt32)((tUInt8)0u)) << 31u) | DEF_sglId_gen_comp_state_BITS_31_TO_1___h1153;
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_tail_ptr.METH_write(DEF_x__h1047);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_counter_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_state.METH_write(DEF_x__h1120);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_fifo.METH_enq(DEF_x__h1160);
}

void MOD_mkMMUSynth::RL_sglId_gen_ret_rule()
{
  tUInt32 DEF_x__h1311;
  tUInt32 DEF_x1__h1237;
  tUInt32 DEF_x__h1246;
  tUInt32 DEF_y__h1266;
  tUInt32 DEF_sglId_gen_comp_state_BITS_30_TO_0___h1320;
  tUInt32 DEF_t__h1217;
  DEF_sglId_gen_comp_state__h999 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1217 = INST_sglId_gen_tags.METH_port0__read();
  DEF_sglId_gen_comp_state_BITS_30_TO_0___h1320 = (tUInt32)(2147483647u & DEF_sglId_gen_comp_state__h999);
  DEF_x__h1246 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(INST_sglId_gen_retFifo.METH_first()));
  DEF_y__h1266 = ~DEF_x__h1246;
  DEF_x1__h1237 = DEF_t__h1217 & DEF_y__h1266;
  DEF_x__h1311 = (DEF_sglId_gen_comp_state_BITS_30_TO_0___h1320 << 1u) | (tUInt32)((tUInt8)1u);
  INST_sglId_gen_retFifo.METH_deq();
  INST_sglId_gen_tags.METH_port0__write(DEF_x1__h1237);
  INST_sglId_gen_comp_state.METH_write(DEF_x__h1311);
}

void MOD_mkMMUSynth::RL_sglId_gen_init_rule()
{
  tUInt8 DEF_sglId_gen_head_ptr_4_EQ_31___d36;
  DEF_x__h1516 = INST_sglId_gen_head_ptr.METH_read();
  DEF_sglId_gen_head_ptr_4_EQ_31___d36 = DEF_x__h1516 == (tUInt8)31u;
  DEF_x__h1480 = (tUInt8)31u & (DEF_x__h1516 + (tUInt8)1u);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1480);
  INST_sglId_gen_inited.METH_write(DEF_sglId_gen_head_ptr_4_EQ_31___d36);
}

void MOD_mkMMUSynth::RL_sglId_gen_tag_rule()
{
  tUInt32 DEF_x1__h1404;
  tUInt32 DEF_x__h1414;
  DEF_t__h1387 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1516 = INST_sglId_gen_head_ptr.METH_read();
  DEF_x__h1414 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(DEF_x__h1516));
  DEF_x1__h1404 = DEF_t__h1387 | DEF_x__h1414;
  DEF_x__h1480 = (tUInt8)31u & (DEF_x__h1516 + (tUInt8)1u);
  INST_sglId_gen_tags.METH_port1__write(DEF_x1__h1404);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1480);
  INST_sglId_gen_tagFifo.METH_enq(DEF_x__h1516);
  INST_sglId_gen_counter_dec_wire.METH_wset((tUInt8)1u);
}

void MOD_mkMMUSynth::RL_complete_sglId_gen()
{
  INST_sglId_gen_comp_fifo.METH_deq();
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54;
  tUInt8 DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52;
  tUInt8 DEF_b__h3346;
  tUInt8 DEF_b__h3355;
  tUInt8 DEF_b__h3341;
  DEF_b__h3341 = INST_regall_cbram_counter_0_cnt.METH_read();
  DEF_b__h3355 = INST_regall_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h3346 = INST_regall_cbram_counter_0_inc_wire.METH_wget();
  DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3341 + (INST_regall_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h3346 : (tUInt8)0u))) - (INST_regall_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h3355 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54 = !(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 == (tUInt8)0u);
  INST_regall_cbram_counter_0_cnt.METH_write(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52);
  INST_regall_cbram_counter_0_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54);
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65;
  tUInt8 DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63;
  tUInt8 DEF_b__h3635;
  tUInt8 DEF_b__h3641;
  tUInt8 DEF_b__h3630;
  DEF_b__h3630 = INST_regall_cbram_counter_1_cnt.METH_read();
  DEF_b__h3641 = INST_regall_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h3635 = INST_regall_cbram_counter_1_inc_wire.METH_wget();
  DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3630 + (INST_regall_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h3635 : (tUInt8)0u))) - (INST_regall_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h3641 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65 = !(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 == (tUInt8)0u);
  INST_regall_cbram_counter_1_cnt.METH_write(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63);
  INST_regall_cbram_counter_1_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule()
{
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d81;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d86;
  DEF_regall_cbram_responseFifo_0_notFull____d69 = INST_regall_cbram_responseFifo_0.METH_notFull();
  DEF_regall_cbram_data2_0___d66 = INST_regall_cbram_data2_0.METH_read();
  DEF_regall_cbram_data1_0___d80 = INST_regall_cbram_data1_0.METH_read();
  DEF_regall_cbram_data0_0_wget____d75 = INST_regall_cbram_data0_0.METH_wget();
  DEF_regall_cbram_bram_a_read____d84 = INST_regall_cbram_bram.METH_a_read();
  wop_primExtractWide(146u,
		      147u,
		      DEF_regall_cbram_data0_0_wget____d75,
		      32u,
		      145u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78);
  wop_primExtractWide(145u,
		      147u,
		      DEF_regall_cbram_data2_0___d66,
		      32u,
		      144u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83);
  DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											      18u,
											      1u);
  DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
														  17u,
														  1u) ? DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83 : DEF_regall_cbram_bram_a_read____d84;
  DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = !DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d86 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d81 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79.set_bits_in_word(524287u & ((((tUInt32)(INST_regall_cbram_data0_0.METH_whas() && DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
																								       18u,
																								       1u))) << 18u) | DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78.get_bits_in_word32(4u,
																																			       0u,
																																			       18u)),
										4u,
										0u,
										19u).set_whole_word(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78.get_whole_word(3u),
												    3u).set_whole_word(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78.get_whole_word(2u),
														       2u).set_whole_word(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78.get_whole_word(1u),
																	  1u).set_whole_word(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78.get_whole_word(0u),
																			     0u);
  INST_regall_cbram_data1_0.METH_write(DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79);
  INST_regall_cbram_data2_0.METH_write(DEF_regall_cbram_data1_0___d80);
  if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d81)
    INST_regall_cbram_responseFifo_0.METH_enq(DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d86)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule_1()
{
  tUInt8 DEF_regall_cbram_data2_1_7_BIT_146_8_AND_regall_cb_ETC___d102;
  tUInt8 DEF_regall_cbram_data2_1_7_BIT_146_8_AND_NOT_regal_ETC___d107;
  DEF_regall_cbram_responseFifo_1_notFull____d90 = INST_regall_cbram_responseFifo_1.METH_notFull();
  DEF_regall_cbram_data2_1___d87 = INST_regall_cbram_data2_1.METH_read();
  DEF_regall_cbram_data1_1___d101 = INST_regall_cbram_data1_1.METH_read();
  DEF_regall_cbram_data0_1_wget____d96 = INST_regall_cbram_data0_1.METH_wget();
  DEF_regall_cbram_bram_b_read____d105 = INST_regall_cbram_bram.METH_b_read();
  wop_primExtractWide(146u,
		      147u,
		      DEF_regall_cbram_data0_1_wget____d96,
		      32u,
		      145u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99);
  wop_primExtractWide(145u,
		      147u,
		      DEF_regall_cbram_data2_1___d87,
		      32u,
		      144u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104);
  DEF_regall_cbram_data2_1_7_BIT_146___d88 = DEF_regall_cbram_data2_1___d87.get_bits_in_word8(4u,
											      18u,
											      1u);
  DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106 = DEF_regall_cbram_data2_1___d87.get_bits_in_word8(4u,
														   17u,
														   1u) ? DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104 : DEF_regall_cbram_bram_b_read____d105;
  DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91 = !DEF_regall_cbram_responseFifo_1_notFull____d90;
  DEF_regall_cbram_data2_1_7_BIT_146_8_AND_NOT_regal_ETC___d107 = DEF_regall_cbram_data2_1_7_BIT_146___d88 && DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91;
  DEF_regall_cbram_data2_1_7_BIT_146_8_AND_regall_cb_ETC___d102 = DEF_regall_cbram_data2_1_7_BIT_146___d88 && DEF_regall_cbram_responseFifo_1_notFull____d90;
  DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100.set_bits_in_word(524287u & ((((tUInt32)(INST_regall_cbram_data0_1.METH_whas() && DEF_regall_cbram_data0_1_wget____d96.get_bits_in_word8(4u,
																									18u,
																									1u))) << 18u) | DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99.get_bits_in_word32(4u,
																																				0u,
																																				18u)),
										 4u,
										 0u,
										 19u).set_whole_word(DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99.get_whole_word(3u),
												     3u).set_whole_word(DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99.get_whole_word(2u),
															2u).set_whole_word(DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99.get_whole_word(1u),
																	   1u).set_whole_word(DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99.get_whole_word(0u),
																			      0u);
  INST_regall_cbram_data1_1.METH_write(DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100);
  INST_regall_cbram_data2_1.METH_write(DEF_regall_cbram_data1_1___d101);
  if (DEF_regall_cbram_data2_1_7_BIT_146_8_AND_regall_cb_ETC___d102)
    INST_regall_cbram_responseFifo_1.METH_enq(DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_1_7_BIT_146_8_AND_NOT_regal_ETC___d107)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_0_cnt_08_PL_ETC___d118;
  tUInt8 DEF_translationTable_cbram_counter_0_cnt_08_PLUS_I_ETC___d116;
  tUInt8 DEF_b__h7694;
  tUInt8 DEF_b__h7703;
  tUInt8 DEF_b__h7689;
  DEF_b__h7689 = INST_translationTable_cbram_counter_0_cnt.METH_read();
  DEF_b__h7703 = INST_translationTable_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h7694 = INST_translationTable_cbram_counter_0_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_0_cnt_08_PLUS_I_ETC___d116 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h7689 + (INST_translationTable_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h7694 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h7703 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_0_cnt_08_PL_ETC___d118 = !(DEF_translationTable_cbram_counter_0_cnt_08_PLUS_I_ETC___d116 == (tUInt8)0u);
  INST_translationTable_cbram_counter_0_cnt.METH_write(DEF_translationTable_cbram_counter_0_cnt_08_PLUS_I_ETC___d116);
  INST_translationTable_cbram_counter_0_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_0_cnt_08_PL_ETC___d118);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_1_cnt_19_PL_ETC___d129;
  tUInt8 DEF_translationTable_cbram_counter_1_cnt_19_PLUS_I_ETC___d127;
  tUInt8 DEF_b__h7983;
  tUInt8 DEF_b__h7989;
  tUInt8 DEF_b__h7978;
  DEF_b__h7978 = INST_translationTable_cbram_counter_1_cnt.METH_read();
  DEF_b__h7989 = INST_translationTable_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h7983 = INST_translationTable_cbram_counter_1_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_1_cnt_19_PLUS_I_ETC___d127 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h7978 + (INST_translationTable_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h7983 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h7989 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_1_cnt_19_PL_ETC___d129 = !(DEF_translationTable_cbram_counter_1_cnt_19_PLUS_I_ETC___d127 == (tUInt8)0u);
  INST_translationTable_cbram_counter_1_cnt.METH_write(DEF_translationTable_cbram_counter_1_cnt_19_PLUS_I_ETC___d127);
  INST_translationTable_cbram_counter_1_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_1_cnt_19_PL_ETC___d129);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule()
{
  tUInt32 DEF_translationTable_cbram_data0_0_whas__38_AND_tr_ETC___d143;
  tUInt8 DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d145;
  tUInt8 DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d150;
  tUInt32 DEF_x__h8639;
  tUInt32 DEF_tpl_snd__h8660;
  tUInt32 DEF_x_a_read__h8666;
  tUInt32 DEF_translationTable_cbram_data0_0_wget____d139;
  tUInt32 DEF_translationTable_cbram_data1_0___d144;
  DEF_translationTable_cbram_responseFifo_0_notFull____d133 = INST_translationTable_cbram_responseFifo_0.METH_notFull();
  DEF_translationTable_cbram_data2_0___d130 = INST_translationTable_cbram_data2_0.METH_read();
  DEF_translationTable_cbram_data1_0___d144 = INST_translationTable_cbram_data1_0.METH_read();
  DEF_translationTable_cbram_data0_0_wget____d139 = INST_translationTable_cbram_data0_0.METH_wget();
  DEF_x_a_read__h8666 = INST_translationTable_cbram_bram.METH_a_read();
  DEF_tpl_snd__h8660 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_0___d130);
  DEF_translationTable_cbram_data2_0_30_BIT_29___d131 = (tUInt8)(DEF_translationTable_cbram_data2_0___d130 >> 29u);
  DEF_x__h8639 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_0___d130 >> 28u)) ? DEF_tpl_snd__h8660 : DEF_x_a_read__h8666;
  DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134 = !DEF_translationTable_cbram_responseFifo_0_notFull____d133;
  DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d150 = DEF_translationTable_cbram_data2_0_30_BIT_29___d131 && DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134;
  DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d145 = DEF_translationTable_cbram_data2_0_30_BIT_29___d131 && DEF_translationTable_cbram_responseFifo_0_notFull____d133;
  DEF_translationTable_cbram_data0_0_whas__38_AND_tr_ETC___d143 = 1073741823u & ((((tUInt32)(INST_translationTable_cbram_data0_0.METH_whas() && (tUInt8)(DEF_translationTable_cbram_data0_0_wget____d139 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data0_0_wget____d139));
  INST_translationTable_cbram_data1_0.METH_write(DEF_translationTable_cbram_data0_0_whas__38_AND_tr_ETC___d143);
  INST_translationTable_cbram_data2_0.METH_write(DEF_translationTable_cbram_data1_0___d144);
  if (DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d145)
    INST_translationTable_cbram_responseFifo_0.METH_enq(DEF_x__h8639);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_0_30_BIT_29_31_AN_ETC___d150)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule_1()
{
  tUInt32 DEF_translationTable_cbram_data0_1_whas__59_AND_tr_ETC___d164;
  tUInt8 DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d166;
  tUInt8 DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d171;
  tUInt32 DEF_x__h8994;
  tUInt32 DEF_tpl_snd__h9015;
  tUInt32 DEF_x_b_read__h9021;
  tUInt32 DEF_translationTable_cbram_data0_1_wget____d160;
  tUInt32 DEF_translationTable_cbram_data1_1___d165;
  DEF_translationTable_cbram_responseFifo_1_notFull____d154 = INST_translationTable_cbram_responseFifo_1.METH_notFull();
  DEF_translationTable_cbram_data2_1___d151 = INST_translationTable_cbram_data2_1.METH_read();
  DEF_translationTable_cbram_data1_1___d165 = INST_translationTable_cbram_data1_1.METH_read();
  DEF_translationTable_cbram_data0_1_wget____d160 = INST_translationTable_cbram_data0_1.METH_wget();
  DEF_x_b_read__h9021 = INST_translationTable_cbram_bram.METH_b_read();
  DEF_tpl_snd__h9015 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_1___d151);
  DEF_translationTable_cbram_data2_1_51_BIT_29___d152 = (tUInt8)(DEF_translationTable_cbram_data2_1___d151 >> 29u);
  DEF_x__h8994 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_1___d151 >> 28u)) ? DEF_tpl_snd__h9015 : DEF_x_b_read__h9021;
  DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155 = !DEF_translationTable_cbram_responseFifo_1_notFull____d154;
  DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d171 = DEF_translationTable_cbram_data2_1_51_BIT_29___d152 && DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155;
  DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d166 = DEF_translationTable_cbram_data2_1_51_BIT_29___d152 && DEF_translationTable_cbram_responseFifo_1_notFull____d154;
  DEF_translationTable_cbram_data0_1_whas__59_AND_tr_ETC___d164 = 1073741823u & ((((tUInt32)(INST_translationTable_cbram_data0_1.METH_whas() && (tUInt8)(DEF_translationTable_cbram_data0_1_wget____d160 >> 29u))) << 29u) | (tUInt32)(536870911u & DEF_translationTable_cbram_data0_1_wget____d160));
  INST_translationTable_cbram_data1_1.METH_write(DEF_translationTable_cbram_data0_1_whas__59_AND_tr_ETC___d164);
  INST_translationTable_cbram_data2_1.METH_write(DEF_translationTable_cbram_data1_1___d165);
  if (DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d166)
    INST_translationTable_cbram_responseFifo_1.METH_enq(DEF_x__h8994);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_1_51_BIT_29_52_AN_ETC___d171)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut()
{
  DEF_dmaErrorFifos_0_first____d175 = INST_dmaErrorFifos_0.METH_first();
  INST_dmaErrorFifos_0.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_0_first____d175);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut_1()
{
  DEF_dmaErrorFifos_1_first____d178 = INST_dmaErrorFifos_1.METH_first();
  INST_dmaErrorFifos_1.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_1_first____d178);
}

void MOD_mkMMUSynth::RL_stage1()
{
  tUInt8 DEF_x2__h10617;
  tUInt64 DEF_incomingReqs_0_first____d184;
  DEF_incomingReqs_0_first____d184 = INST_incomingReqs_0.METH_first();
  DEF_x2__h10617 = (tUInt8)(DEF_incomingReqs_0_first____d184 >> 40u);
  DEF__2_CONCAT_DONTCARE___d186.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_0.METH_deq();
  INST_regall_cbram_bram.METH_a_put((tUInt8)0u,
				    DEF_x2__h10617,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d186);
  INST_reqs0_0.METH_enq(DEF_incomingReqs_0_first____d184);
}

void MOD_mkMMUSynth::RL_stage2()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_0_first__89_BIT__ETC___d217;
  tUInt8 DEF_x__h11303;
  tUInt8 DEF_x__h11286;
  tUInt8 DEF_x__h11271;
  tUInt8 DEF_x__h11258;
  tUInt32 DEF_off12__h11003;
  tUInt32 DEF_off8__h11002;
  tUInt32 DEF_off4__h11001;
  tUInt32 DEF_off0__h11000;
  tUInt64 DEF_reqs0_0_first____d196;
  DEF_regall_cbram_responseFifo_0_first____d189 = INST_regall_cbram_responseFifo_0.METH_first();
  DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190 = DEF_regall_cbram_responseFifo_0_first____d189.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_0_first____d196 = INST_reqs0_0.METH_first();
  DEF_off0__h11000 = (tUInt32)(268435455u & (DEF_reqs0_0_first____d196 >> 12u));
  DEF_off4__h11001 = (tUInt32)(16777215u & (DEF_reqs0_0_first____d196 >> 16u));
  DEF_off8__h11002 = (tUInt32)(1048575u & (DEF_reqs0_0_first____d196 >> 20u));
  DEF_off12__h11003 = (tUInt32)(65535u & (DEF_reqs0_0_first____d196 >> 24u));
  DEF_x__h11258 = DEF_regall_cbram_responseFifo_0_first____d189.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h11271 = DEF_regall_cbram_responseFifo_0_first____d189.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h11286 = DEF_regall_cbram_responseFifo_0_first____d189.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h11303 = DEF_regall_cbram_responseFifo_0_first____d189.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_0_first__89_BIT__ETC___d217 = !DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190;
  DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h11258)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h11271 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h11271))) << 29u) | (((tUInt32)(DEF_x__h11286)) << 21u)) | (((tUInt32)(DEF_x__h11303)) << 13u)) | (tUInt32)(DEF_reqs0_0_first____d196 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d196),
															0u);
  DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h11001 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_0_first____d189,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h11000 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_0_first____d189,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214.get_whole_word(0u),
															0u);
  DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h11003 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_0_first____d189,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h11002 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_0_first____d189,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_0_first__96___d218.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_0_first____d196 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d196),
													 0u);
  INST_reqs0_0.METH_deq();
  INST_regall_cbram_responseFifo_0.METH_deq();
  INST_regall_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190)
    INST_stage3Params_0.METH_enq(DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216);
  if (DEF_NOT_regall_cbram_responseFifo_0_first__89_BIT__ETC___d217)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_0_first__96___d218);
}

void MOD_mkMMUSynth::RL_stage3()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_0_first__22_BIT_80_23_ETC___d251;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11781;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11784;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11787;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h11790;
  tUInt8 DEF_y_avValue_fst__h11597;
  tUInt8 DEF_y_avValue_snd_fst__h11760;
  tUInt8 DEF_y_avValue_fst__h11615;
  tUInt8 DEF_y_avValue_snd_fst__h11750;
  tUInt8 DEF_y_avValue_fst__h11633;
  tUInt8 DEF_x__h11852;
  tUInt8 DEF_y_avValue_snd_fst__h11740;
  tUInt8 DEF_x__h11813;
  tUInt8 DEF_stage3Params_0_first__22_BIT_77___d226;
  tUInt8 DEF_stage3Params_0_first__22_BIT_78___d225;
  tUInt8 DEF_stage3Params_0_first__22_BIT_79___d224;
  tUInt8 DEF_stage3Params_0_first__22_BIT_80___d223;
  tUInt8 DEF_x_ptr__h11737;
  tUInt8 DEF_y_avValue_snd_fst__h11768;
  tUInt8 DEF_y_avValue_snd_fst__h11758;
  tUInt8 DEF_y_avValue_snd_fst__h11748;
  tUInt8 DEF_y_avValue_snd_fst__h11738;
  tUInt8 DEF_y_avValue_fst__h11578;
  tUInt8 DEF_y_avValue_fst__h11591;
  tUInt8 DEF_y_avValue_fst__h11609;
  tUInt8 DEF_y_avValue_fst__h11627;
  tUInt32 DEF_x1_avValue_snd_snd_value__h11791;
  DEF_stage3Params_0_first____d222 = INST_stage3Params_0.METH_first();
  DEF_x1_avValue_snd_snd_value__h11791 = DEF_stage3Params_0_first____d222.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h11627 = DEF_stage3Params_0_first____d222.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h11609 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_0_first____d222,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h11591 = DEF_stage3Params_0_first____d222.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h11578 = DEF_stage3Params_0_first____d222.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h11738 = DEF_stage3Params_0_first____d222.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h11748 = DEF_stage3Params_0_first____d222.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h11758 = DEF_stage3Params_0_first____d222.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h11768 = DEF_stage3Params_0_first____d222.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h11737 = DEF_stage3Params_0_first____d222.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_0_first__22_BIT_80___d223 = DEF_stage3Params_0_first____d222.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_0_first__22_BIT_79___d224 = DEF_stage3Params_0_first____d222.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_0_first__22_BIT_77___d226 = DEF_stage3Params_0_first____d222.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_0_first__22_BIT_78___d225 = DEF_stage3Params_0_first____d222.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h11760 = DEF_stage3Params_0_first__22_BIT_77___d226 ? DEF_y_avValue_snd_fst__h11768 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h11750 = DEF_stage3Params_0_first__22_BIT_78___d225 ? DEF_y_avValue_snd_fst__h11758 : DEF_y_avValue_snd_fst__h11760;
  DEF_y_avValue_snd_fst__h11740 = DEF_stage3Params_0_first__22_BIT_79___d224 ? DEF_y_avValue_snd_fst__h11748 : DEF_y_avValue_snd_fst__h11750;
  DEF_x__h11813 = DEF_stage3Params_0_first__22_BIT_80___d223 ? DEF_y_avValue_snd_fst__h11738 : DEF_y_avValue_snd_fst__h11740;
  DEF_y_avValue_fst__h11597 = DEF_stage3Params_0_first__22_BIT_77___d226 ? DEF_y_avValue_fst__h11578 : (tUInt8)0u;
  DEF_y_avValue_fst__h11615 = DEF_stage3Params_0_first__22_BIT_78___d225 ? DEF_y_avValue_fst__h11591 : DEF_y_avValue_fst__h11597;
  DEF_y_avValue_fst__h11633 = DEF_stage3Params_0_first__22_BIT_79___d224 ? DEF_y_avValue_fst__h11609 : DEF_y_avValue_fst__h11615;
  DEF_x__h11852 = DEF_stage3Params_0_first__22_BIT_80___d223 ? DEF_y_avValue_fst__h11627 : DEF_y_avValue_fst__h11633;
  DEF_x1_avValue_snd_snd_pageSize__h11781 = DEF_stage3Params_0_first__22_BIT_77___d226 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h11784 = DEF_stage3Params_0_first__22_BIT_78___d225 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h11781;
  DEF_x1_avValue_snd_snd_pageSize__h11787 = DEF_stage3Params_0_first__22_BIT_79___d224 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h11784;
  DEF_x1_avValue_snd_snd_pageSize__h11790 = DEF_stage3Params_0_first__22_BIT_80___d223 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h11787;
  DEF__0_CONCAT_IF_stage3Params_0_first__22_BIT_80_23_ETC___d251 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h11790)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h11791)) << 21u)) | (((tUInt64)(DEF_x__h11813)) << 13u)) | (((tUInt64)(DEF_x__h11852)) << 5u)) | (tUInt64)(DEF_x_ptr__h11737));
  INST_stage3Params_0.METH_deq();
  INST_stage4Params_0.METH_enq(DEF__0_CONCAT_IF_stage3Params_0_first__22_BIT_80_23_ETC___d251);
}

void MOD_mkMMUSynth::RL_stage4()
{
  tUInt32 DEF_x2__h12224;
  tUInt32 DEF_IF_stage4Params_0_first__55_BITS_47_TO_45_56_E_ETC___d278;
  tUInt64 DEF_x_off__h11987;
  tUInt32 DEF_x_pref__h11986;
  tUInt8 DEF_p__h11917;
  tUInt8 DEF_p__h12025;
  tUInt8 DEF_ptr__h11916;
  tUInt8 DEF_idxOffset__h11915;
  tUInt8 DEF_pbase__h11914;
  tUInt32 DEF_x__h11996;
  DEF_stage4Params_0_first____d255 = INST_stage4Params_0.METH_first();
  DEF_x__h11996 = (tUInt32)(16777215u & (DEF_stage4Params_0_first____d255 >> 21u));
  DEF_pbase__h11914 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d255 >> 13u));
  DEF_idxOffset__h11915 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d255 >> 5u));
  DEF_ptr__h11916 = (tUInt8)((tUInt8)31u & DEF_stage4Params_0_first____d255);
  DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_0_first____d255 >> 45u))) == (tUInt8)0u;
  DEF_p__h11917 = (tUInt8)255u & (DEF_pbase__h11914 + DEF_idxOffset__h11915);
  DEF_p__h12025 = DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257 ? (tUInt8)0u : DEF_p__h11917;
  DEF_x_pref__h11986 = (tUInt32)(DEF_ptr__h11916);
  DEF_x_off__h11987 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h11996));
  DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h11986 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h11986)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h11987 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h11987),
															 0u);
  DEF_IF_stage4Params_0_first__55_BITS_47_TO_45_56_E_ETC___d278 = 1073741823u & ((((tUInt32)(DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_0_first____d255 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_0_first____d255 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d274 = 715827882u;
  DEF_x2__h12224 = 8191u & ((((tUInt32)(DEF_ptr__h11916)) << 8u) | (tUInt32)(DEF_p__h12025));
  INST_stage4Params_0.METH_deq();
  if (DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268);
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)0u, DEF_x2__h12224, 178956970u);
  INST_translationTable_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d274);
  INST_offs1_0.METH_enq(DEF_IF_stage4Params_0_first__55_BITS_47_TO_45_56_E_ETC___d278);
}

void MOD_mkMMUSynth::RL_stage5()
{
  tUInt64 DEF_offs1_0_first__84_BITS_29_TO_27_85_CONCAT_IF_o_ETC___d307;
  tUInt64 DEF_rv__h12717;
  tUInt64 DEF_rv__h12729;
  tUInt64 DEF_rv__h12705;
  tUInt64 DEF_rv__h12695;
  tUInt64 DEF_x_physAddr__h12674;
  tUInt8 DEF_x__h12686;
  tUInt32 DEF_b12__h12582;
  tUInt32 DEF_b8__h12581;
  tUInt32 DEF_b4__h12580;
  tUInt32 DEF_v__h12423;
  tUInt32 DEF_offs1_0_first____d284;
  DEF_offs1_0_first____d284 = INST_offs1_0.METH_first();
  DEF_v__h12423 = INST_translationTable_cbram_responseFifo_0.METH_first();
  DEF_b4__h12580 = (tUInt32)(16777215u & DEF_v__h12423);
  DEF_b8__h12581 = (tUInt32)(1048575u & DEF_v__h12423);
  DEF_b12__h12582 = (tUInt32)(65535u & DEF_v__h12423);
  DEF_x__h12686 = (tUInt8)((tUInt8)7u & (DEF_offs1_0_first____d284 >> 24u));
  DEF_rv__h12695 = 1099511627775llu & ((((tUInt64)(DEF_v__h12423)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_0_first____d284)));
  DEF_rv__h12705 = 1099511627775llu & ((((tUInt64)(DEF_b4__h12580)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_0_first____d284)));
  DEF_rv__h12729 = 1099511627775llu & ((((tUInt64)(DEF_b12__h12582)) << 24u) | (tUInt64)((tUInt32)(16777215u & DEF_offs1_0_first____d284)));
  DEF_rv__h12717 = 1099511627775llu & ((((tUInt64)(DEF_b8__h12581)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_0_first____d284)));
  switch (DEF_x__h12686) {
  case (tUInt8)1u:
    DEF_x_physAddr__h12674 = DEF_rv__h12695;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h12674 = DEF_rv__h12705;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h12674 = DEF_rv__h12717;
    break;
  default:
    DEF_x_physAddr__h12674 = DEF_rv__h12729;
  }
  DEF_offs1_0_first__84_BITS_29_TO_27_85_CONCAT_IF_o_ETC___d307 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_0_first____d284 >> 27u))) << 40u) | DEF_x_physAddr__h12674);
  INST_translationTable_cbram_responseFifo_0.METH_deq();
  INST_translationTable_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_0.METH_deq();
  INST_pageResponseFifos_0.METH_enq(DEF_offs1_0_first__84_BITS_29_TO_27_85_CONCAT_IF_o_ETC___d307);
}

void MOD_mkMMUSynth::RL_stage1_1()
{
  tUInt8 DEF_x2__h12885;
  tUInt64 DEF_incomingReqs_1_first____d313;
  DEF_incomingReqs_1_first____d313 = INST_incomingReqs_1.METH_first();
  DEF_x2__h12885 = (tUInt8)(DEF_incomingReqs_1_first____d313 >> 40u);
  DEF__2_CONCAT_DONTCARE___d186.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_1.METH_deq();
  INST_regall_cbram_bram.METH_b_put((tUInt8)0u,
				    DEF_x2__h12885,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d186);
  INST_reqs0_1.METH_enq(DEF_incomingReqs_1_first____d313);
}

void MOD_mkMMUSynth::RL_stage2_1()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_1_first__17_BIT__ETC___d344;
  tUInt8 DEF_x__h13422;
  tUInt8 DEF_x__h13405;
  tUInt8 DEF_x__h13390;
  tUInt8 DEF_x__h13377;
  tUInt32 DEF_off12__h13199;
  tUInt32 DEF_off8__h13198;
  tUInt32 DEF_off4__h13197;
  tUInt32 DEF_off0__h13196;
  tUInt64 DEF_reqs0_1_first____d323;
  DEF_regall_cbram_responseFifo_1_first____d317 = INST_regall_cbram_responseFifo_1.METH_first();
  DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318 = DEF_regall_cbram_responseFifo_1_first____d317.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_1_first____d323 = INST_reqs0_1.METH_first();
  DEF_off0__h13196 = (tUInt32)(268435455u & (DEF_reqs0_1_first____d323 >> 12u));
  DEF_off4__h13197 = (tUInt32)(16777215u & (DEF_reqs0_1_first____d323 >> 16u));
  DEF_off8__h13198 = (tUInt32)(1048575u & (DEF_reqs0_1_first____d323 >> 20u));
  DEF_off12__h13199 = (tUInt32)(65535u & (DEF_reqs0_1_first____d323 >> 24u));
  DEF_x__h13377 = DEF_regall_cbram_responseFifo_1_first____d317.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h13390 = DEF_regall_cbram_responseFifo_1_first____d317.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h13405 = DEF_regall_cbram_responseFifo_1_first____d317.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h13422 = DEF_regall_cbram_responseFifo_1_first____d317.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_1_first__17_BIT__ETC___d344 = !DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318;
  DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h13377)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h13390 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h13390))) << 29u) | (((tUInt32)(DEF_x__h13405)) << 21u)) | (((tUInt32)(DEF_x__h13422)) << 13u)) | (tUInt32)(DEF_reqs0_1_first____d323 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d323),
															0u);
  DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h13197 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_1_first____d317,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h13196 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_1_first____d317,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341.get_whole_word(0u),
															0u);
  DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h13199 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_1_first____d317,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h13198 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_1_first____d317,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_1_first__23___d345.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_1_first____d323 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d323),
													 0u);
  INST_reqs0_1.METH_deq();
  INST_regall_cbram_responseFifo_1.METH_deq();
  INST_regall_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318)
    INST_stage3Params_1.METH_enq(DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343);
  if (DEF_NOT_regall_cbram_responseFifo_1_first__17_BIT__ETC___d344)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_1_first__23___d345);
}

void MOD_mkMMUSynth::RL_stage3_1()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_1_first__49_BIT_80_50_ETC___d378;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13827;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13830;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13833;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h13836;
  tUInt8 DEF_y_avValue_fst__h13716;
  tUInt8 DEF_y_avValue_snd_fst__h13806;
  tUInt8 DEF_y_avValue_fst__h13734;
  tUInt8 DEF_y_avValue_snd_fst__h13796;
  tUInt8 DEF_y_avValue_fst__h13752;
  tUInt8 DEF_x__h13894;
  tUInt8 DEF_y_avValue_snd_fst__h13786;
  tUInt8 DEF_x__h13857;
  tUInt8 DEF_stage3Params_1_first__49_BIT_77___d353;
  tUInt8 DEF_stage3Params_1_first__49_BIT_78___d352;
  tUInt8 DEF_stage3Params_1_first__49_BIT_79___d351;
  tUInt8 DEF_stage3Params_1_first__49_BIT_80___d350;
  tUInt8 DEF_x_ptr__h13783;
  tUInt8 DEF_y_avValue_snd_fst__h13814;
  tUInt8 DEF_y_avValue_snd_fst__h13804;
  tUInt8 DEF_y_avValue_snd_fst__h13794;
  tUInt8 DEF_y_avValue_snd_fst__h13784;
  tUInt8 DEF_y_avValue_fst__h13697;
  tUInt8 DEF_y_avValue_fst__h13710;
  tUInt8 DEF_y_avValue_fst__h13728;
  tUInt8 DEF_y_avValue_fst__h13746;
  tUInt32 DEF_x1_avValue_snd_snd_value__h13837;
  DEF_stage3Params_1_first____d349 = INST_stage3Params_1.METH_first();
  DEF_x1_avValue_snd_snd_value__h13837 = DEF_stage3Params_1_first____d349.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h13746 = DEF_stage3Params_1_first____d349.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h13728 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_1_first____d349,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h13710 = DEF_stage3Params_1_first____d349.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h13697 = DEF_stage3Params_1_first____d349.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h13784 = DEF_stage3Params_1_first____d349.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h13794 = DEF_stage3Params_1_first____d349.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h13804 = DEF_stage3Params_1_first____d349.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h13814 = DEF_stage3Params_1_first____d349.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h13783 = DEF_stage3Params_1_first____d349.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_1_first__49_BIT_80___d350 = DEF_stage3Params_1_first____d349.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_1_first__49_BIT_79___d351 = DEF_stage3Params_1_first____d349.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_1_first__49_BIT_77___d353 = DEF_stage3Params_1_first____d349.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_1_first__49_BIT_78___d352 = DEF_stage3Params_1_first____d349.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h13806 = DEF_stage3Params_1_first__49_BIT_77___d353 ? DEF_y_avValue_snd_fst__h13814 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h13796 = DEF_stage3Params_1_first__49_BIT_78___d352 ? DEF_y_avValue_snd_fst__h13804 : DEF_y_avValue_snd_fst__h13806;
  DEF_y_avValue_snd_fst__h13786 = DEF_stage3Params_1_first__49_BIT_79___d351 ? DEF_y_avValue_snd_fst__h13794 : DEF_y_avValue_snd_fst__h13796;
  DEF_x__h13857 = DEF_stage3Params_1_first__49_BIT_80___d350 ? DEF_y_avValue_snd_fst__h13784 : DEF_y_avValue_snd_fst__h13786;
  DEF_y_avValue_fst__h13716 = DEF_stage3Params_1_first__49_BIT_77___d353 ? DEF_y_avValue_fst__h13697 : (tUInt8)0u;
  DEF_y_avValue_fst__h13734 = DEF_stage3Params_1_first__49_BIT_78___d352 ? DEF_y_avValue_fst__h13710 : DEF_y_avValue_fst__h13716;
  DEF_y_avValue_fst__h13752 = DEF_stage3Params_1_first__49_BIT_79___d351 ? DEF_y_avValue_fst__h13728 : DEF_y_avValue_fst__h13734;
  DEF_x__h13894 = DEF_stage3Params_1_first__49_BIT_80___d350 ? DEF_y_avValue_fst__h13746 : DEF_y_avValue_fst__h13752;
  DEF_x1_avValue_snd_snd_pageSize__h13827 = DEF_stage3Params_1_first__49_BIT_77___d353 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h13830 = DEF_stage3Params_1_first__49_BIT_78___d352 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h13827;
  DEF_x1_avValue_snd_snd_pageSize__h13833 = DEF_stage3Params_1_first__49_BIT_79___d351 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h13830;
  DEF_x1_avValue_snd_snd_pageSize__h13836 = DEF_stage3Params_1_first__49_BIT_80___d350 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h13833;
  DEF__0_CONCAT_IF_stage3Params_1_first__49_BIT_80_50_ETC___d378 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h13836)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h13837)) << 21u)) | (((tUInt64)(DEF_x__h13857)) << 13u)) | (((tUInt64)(DEF_x__h13894)) << 5u)) | (tUInt64)(DEF_x_ptr__h13783));
  INST_stage3Params_1.METH_deq();
  INST_stage4Params_1.METH_enq(DEF__0_CONCAT_IF_stage3Params_1_first__49_BIT_80_50_ETC___d378);
}

void MOD_mkMMUSynth::RL_stage4_1()
{
  tUInt32 DEF_x2__h14141;
  tUInt32 DEF_IF_stage4Params_1_first__82_BITS_47_TO_45_83_E_ETC___d403;
  tUInt64 DEF_x_off__h14027;
  tUInt32 DEF_x_pref__h14026;
  tUInt8 DEF_p__h13959;
  tUInt8 DEF_p__h14065;
  tUInt8 DEF_ptr__h13958;
  tUInt8 DEF_idxOffset__h13957;
  tUInt8 DEF_pbase__h13956;
  tUInt32 DEF_x__h14036;
  DEF_stage4Params_1_first____d382 = INST_stage4Params_1.METH_first();
  DEF_x__h14036 = (tUInt32)(16777215u & (DEF_stage4Params_1_first____d382 >> 21u));
  DEF_pbase__h13956 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d382 >> 13u));
  DEF_idxOffset__h13957 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d382 >> 5u));
  DEF_ptr__h13958 = (tUInt8)((tUInt8)31u & DEF_stage4Params_1_first____d382);
  DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_1_first____d382 >> 45u))) == (tUInt8)0u;
  DEF_p__h13959 = (tUInt8)255u & (DEF_pbase__h13956 + DEF_idxOffset__h13957);
  DEF_p__h14065 = DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384 ? (tUInt8)0u : DEF_p__h13959;
  DEF_x_pref__h14026 = (tUInt32)(DEF_ptr__h13958);
  DEF_x_off__h14027 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h14036));
  DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h14026 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h14026)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h14027 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h14027),
															 0u);
  DEF_IF_stage4Params_1_first__82_BITS_47_TO_45_83_E_ETC___d403 = 1073741823u & ((((tUInt32)(DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_1_first____d382 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_1_first____d382 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d274 = 715827882u;
  DEF_x2__h14141 = 8191u & ((((tUInt32)(DEF_ptr__h13958)) << 8u) | (tUInt32)(DEF_p__h14065));
  INST_stage4Params_1.METH_deq();
  if (DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394);
  INST_translationTable_cbram_bram.METH_b_put((tUInt8)0u, DEF_x2__h14141, 178956970u);
  INST_translationTable_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d274);
  INST_offs1_1.METH_enq(DEF_IF_stage4Params_1_first__82_BITS_47_TO_45_83_E_ETC___d403);
}

void MOD_mkMMUSynth::RL_stage5_1()
{
  tUInt64 DEF_offs1_1_first__09_BITS_29_TO_27_10_CONCAT_IF_o_ETC___d432;
  tUInt64 DEF_rv__h14499;
  tUInt64 DEF_rv__h14487;
  tUInt64 DEF_rv__h14475;
  tUInt64 DEF_rv__h14465;
  tUInt64 DEF_x_physAddr__h14444;
  tUInt8 DEF_x__h14456;
  tUInt32 DEF_b12__h14425;
  tUInt32 DEF_b8__h14424;
  tUInt32 DEF_b4__h14423;
  tUInt32 DEF_v__h14266;
  tUInt32 DEF_offs1_1_first____d409;
  DEF_offs1_1_first____d409 = INST_offs1_1.METH_first();
  DEF_v__h14266 = INST_translationTable_cbram_responseFifo_1.METH_first();
  DEF_b4__h14423 = (tUInt32)(16777215u & DEF_v__h14266);
  DEF_b8__h14424 = (tUInt32)(1048575u & DEF_v__h14266);
  DEF_b12__h14425 = (tUInt32)(65535u & DEF_v__h14266);
  DEF_x__h14456 = (tUInt8)((tUInt8)7u & (DEF_offs1_1_first____d409 >> 24u));
  DEF_rv__h14465 = 1099511627775llu & ((((tUInt64)(DEF_v__h14266)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_1_first____d409)));
  DEF_rv__h14475 = 1099511627775llu & ((((tUInt64)(DEF_b4__h14423)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_1_first____d409)));
  DEF_rv__h14487 = 1099511627775llu & ((((tUInt64)(DEF_b8__h14424)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_1_first____d409)));
  DEF_rv__h14499 = 1099511627775llu & ((((tUInt64)(DEF_b12__h14425)) << 24u) | (tUInt64)((tUInt32)(16777215u & DEF_offs1_1_first____d409)));
  switch (DEF_x__h14456) {
  case (tUInt8)1u:
    DEF_x_physAddr__h14444 = DEF_rv__h14465;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h14444 = DEF_rv__h14475;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h14444 = DEF_rv__h14487;
    break;
  default:
    DEF_x_physAddr__h14444 = DEF_rv__h14499;
  }
  DEF_offs1_1_first__09_BITS_29_TO_27_10_CONCAT_IF_o_ETC___d432 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_1_first____d409 >> 27u))) << 40u) | DEF_x_physAddr__h14444);
  INST_translationTable_cbram_responseFifo_1.METH_deq();
  INST_translationTable_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_1.METH_deq();
  INST_pageResponseFifos_1.METH_enq(DEF_offs1_1_first__09_BITS_29_TO_27_10_CONCAT_IF_o_ETC___d432);
}

void MOD_mkMMUSynth::RL_idReturnRule()
{
  tUInt8 DEF_tag__h14863;
  tUInt32 DEF_v__h14822;
  DEF_v__h14822 = INST_idReturnFifo.METH_first();
  DEF_tag__h14863 = (tUInt8)((tUInt8)31u & DEF_v__h14822);
  DEF__0_CONCAT_DONTCARE___d440.set_bits_in_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															    0u,
															    17u),
						 4u,
						 0u,
						 17u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_idReturnFifo.METH_deq();
  INST_sglId_gen_retFifo.METH_enq(DEF_tag__h14863);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u, DEF_tag__h14863, DEF__0_CONCAT_DONTCARE___d440);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h14822);
}


/* Methods */

void MOD_mkMMUSynth::METH_request_sglist(tUInt32 ARG_request_sglist_sglId,
					 tUInt32 ARG_request_sglist_sglIndex,
					 tUInt64 ARG_request_sglist_addr,
					 tUInt32 ARG_request_sglist_len)
{
  tUInt32 DEF_x2__h15272;
  tUInt32 DEF_id__h15161;
  tUInt32 DEF_handle__h15162;
  tUInt8 DEF_NOT_0_CONCAT_mmuid_41_EQ_request_sglist_sglId__ETC___d444;
  tUInt8 DEF_ind__h15237;
  tUInt32 DEF_request_sglist_sglId_BITS_31_TO_16___d442;
  tUInt32 DEF_x3__h15273;
  PORT_EN_request_sglist = (tUInt8)1u;
  DEF_WILL_FIRE_request_sglist = (tUInt8)1u;
  DEF_x3__h15273 = (tUInt32)(268435455u & ARG_request_sglist_addr);
  DEF_request_sglist_sglId_BITS_31_TO_16___d442 = (tUInt32)(ARG_request_sglist_sglId >> 16u);
  DEF_ind__h15237 = (tUInt8)((tUInt8)255u & ARG_request_sglist_sglIndex);
  DEF__0_CONCAT_mmuid___d441 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_NOT_0_CONCAT_mmuid_41_EQ_request_sglist_sglId__ETC___d444 = !(DEF__0_CONCAT_mmuid___d441 == DEF_request_sglist_sglId_BITS_31_TO_16___d442);
  DEF_handle__h15162 = (tUInt32)(65535u & ARG_request_sglist_sglId);
  DEF_id__h15161 = DEF_request_sglist_sglId_BITS_31_TO_16___d442;
  DEF_x2__h15272 = 8191u & ((((tUInt32)((tUInt8)((tUInt8)31u & ARG_request_sglist_sglId))) << 8u) | (tUInt32)(DEF_ind__h15237));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_0_CONCAT_mmuid_41_EQ_request_sglist_sglId__ETC___d444)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_0_CONCAT_mmuid_41_EQ_request_sglist_sglId__ETC___d444)
      dollar_finish(sim_hdl, "32", 1u);
    if (PORT_hostMapped)
      simDma_init(DEF_id__h15161, DEF_handle__h15162, ARG_request_sglist_len);
  }
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)1u, DEF_x2__h15272, DEF_x3__h15273);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_sglist()
{
  tUInt8 PORT_RDY_request_sglist;
  tUInt8 DEF_CAN_FIRE_request_sglist;
  DEF_translationTable_cbram_counter_0_positive_reg__h12197 = INST_translationTable_cbram_counter_0_positive_reg.METH_read();
  DEF_CAN_FIRE_request_sglist = DEF_translationTable_cbram_counter_0_positive_reg__h12197;
  PORT_RDY_request_sglist = DEF_CAN_FIRE_request_sglist;
  return PORT_RDY_request_sglist;
}

void MOD_mkMMUSynth::METH_request_region(tUInt32 ARG_request_region_sglId,
					 tUInt64 ARG_request_region_barr12,
					 tUInt32 ARG_request_region_index12,
					 tUInt64 ARG_request_region_barr8,
					 tUInt32 ARG_request_region_index8,
					 tUInt64 ARG_request_region_barr4,
					 tUInt32 ARG_request_region_index4,
					 tUInt64 ARG_request_region_barr0,
					 tUInt32 ARG_request_region_index0)
{
  tUInt8 DEF_x__h15455;
  tUInt8 DEF_reg12_idxOffset__h15392;
  tUInt8 DEF_reg8_idxOffset__h15402;
  tUInt8 DEF_reg4_idxOffset__h15410;
  tUInt8 DEF_reg0_idxOffset__h15418;
  tUInt32 DEF_reg12_barrier__h15391;
  tUInt32 DEF_reg8_barrier__h15401;
  tUInt32 DEF_reg4_barrier__h15409;
  tUInt32 DEF_reg0_barrier__h15417;
  PORT_EN_request_region = (tUInt8)1u;
  DEF_WILL_FIRE_request_region = (tUInt8)1u;
  DEF_reg0_barrier__h15417 = (tUInt32)(268435455u & ARG_request_region_barr0);
  DEF_reg4_barrier__h15409 = (tUInt32)(268435455u & ARG_request_region_barr4);
  DEF_reg8_barrier__h15401 = (tUInt32)(268435455u & ARG_request_region_barr8);
  DEF_reg12_barrier__h15391 = (tUInt32)(268435455u & ARG_request_region_barr12);
  DEF_reg0_idxOffset__h15418 = (tUInt8)((tUInt8)255u & ARG_request_region_index0);
  DEF_reg8_idxOffset__h15402 = (tUInt8)((tUInt8)255u & ARG_request_region_index8);
  DEF_reg4_idxOffset__h15410 = (tUInt8)((tUInt8)255u & ARG_request_region_index4);
  DEF_reg12_idxOffset__h15392 = (tUInt8)((tUInt8)255u & ARG_request_region_index12);
  DEF_x__h15455 = (tUInt8)((tUInt8)31u & ARG_request_region_sglId);
  DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464.set_bits_in_word((tUInt32)(DEF_reg8_barrier__h15401 >> 16u),
										 3u,
										 0u,
										 12u).set_whole_word(((((tUInt32)(65535u & DEF_reg8_barrier__h15401)) << 16u) | (((tUInt32)(DEF_reg8_idxOffset__h15402)) << 8u)) | (tUInt32)((tUInt8)(DEF_reg4_barrier__h15409 >> 20u)),
												     2u).set_whole_word(((((tUInt32)(1048575u & DEF_reg4_barrier__h15409)) << 12u) | (((tUInt32)(DEF_reg4_idxOffset__h15410)) << 4u)) | (tUInt32)((tUInt8)(DEF_reg0_barrier__h15417 >> 24u)),
															1u).set_whole_word((((tUInt32)(16777215u & DEF_reg0_barrier__h15417)) << 8u) | (tUInt32)(DEF_reg0_idxOffset__h15418),
																	   0u);
  DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465.set_bits_in_word(131071u & ((((tUInt32)((tUInt8)1u)) << 16u) | (tUInt32)(DEF_reg12_barrier__h15391 >> 12u)),
										  4u,
										  0u,
										  17u).set_whole_word(((((tUInt32)(4095u & DEF_reg12_barrier__h15391)) << 20u) | (((tUInt32)(DEF_reg12_idxOffset__h15392)) << 12u)) | DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464.get_bits_in_word32(3u,
																																				       0u,
																																				       12u),
												      3u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464.get_whole_word(2u),
															 2u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464.get_whole_word(1u),
																	    1u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464.get_whole_word(0u),
																			       0u);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u,
				    DEF_x__h15455,
				    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465);
  INST_configResponseFifo.METH_enq(DEF_x__h15455);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_region()
{
  tUInt8 PORT_RDY_request_region;
  tUInt8 DEF_CAN_FIRE_request_region;
  DEF_regall_cbram_counter_1_positive_reg__h12858 = INST_regall_cbram_counter_1_positive_reg.METH_read();
  DEF_CAN_FIRE_request_region = DEF_regall_cbram_counter_1_positive_reg__h12858 && INST_configResponseFifo.METH_i_notFull();
  PORT_RDY_request_region = DEF_CAN_FIRE_request_region;
  return PORT_RDY_request_region;
}

void MOD_mkMMUSynth::METH_request_idRequest(tUInt32 ARG_request_idRequest_fd)
{
  tUInt32 DEF_id__h15562;
  tUInt8 DEF_x__h15624;
  DEF_x__h15624 = INST_sglId_gen_tagFifo.METH_first();
  DEF__0_CONCAT_mmuid___d441 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_id__h15562 = (DEF__0_CONCAT_mmuid___d441 << 16u) | (tUInt32)(DEF_x__h15624);
  INST_sglId_gen_tagFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_initfd(DEF_id__h15562, ARG_request_idRequest_fd);
  INST_idResponseFifo.METH_enq(DEF_x__h15624);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idRequest()
{
  tUInt8 PORT_RDY_request_idRequest;
  tUInt8 DEF_CAN_FIRE_request_idRequest;
  DEF_CAN_FIRE_request_idRequest = INST_sglId_gen_tagFifo.METH_i_notEmpty() && INST_idResponseFifo.METH_i_notFull();
  PORT_RDY_request_idRequest = DEF_CAN_FIRE_request_idRequest;
  return PORT_RDY_request_idRequest;
}

void MOD_mkMMUSynth::METH_request_idReturn(tUInt32 ARG_request_idReturn_sglId)
{
  INST_idReturnFifo.METH_enq(ARG_request_idReturn_sglId);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_idreturn(ARG_request_idReturn_sglId);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idReturn()
{
  tUInt8 PORT_RDY_request_idReturn;
  tUInt8 DEF_CAN_FIRE_request_idReturn;
  DEF_CAN_FIRE_request_idReturn = INST_idReturnFifo.METH_i_notFull();
  PORT_RDY_request_idReturn = DEF_CAN_FIRE_request_idReturn;
  return PORT_RDY_request_idReturn;
}

void MOD_mkMMUSynth::METH_request_setInterface(tUInt32 ARG_request_setInterface_interfaceId,
					       tUInt32 ARG_request_setInterface_sglId)
{
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_setInterface()
{
  tUInt8 PORT_RDY_request_setInterface;
  tUInt8 DEF_CAN_FIRE_request_setInterface;
  DEF_CAN_FIRE_request_setInterface = (tUInt8)1u;
  PORT_RDY_request_setInterface = DEF_CAN_FIRE_request_setInterface;
  return PORT_RDY_request_setInterface;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_first()
{
  tUInt8 PORT_idResponsePipe_first;
  PORT_idResponsePipe_first = INST_idResponseFifo.METH_first();
  return PORT_idResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_first()
{
  tUInt8 PORT_RDY_idResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_first;
  DEF_idResponseFifo_i_notEmpty____d471 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_first = DEF_idResponseFifo_i_notEmpty____d471;
  PORT_RDY_idResponsePipe_first = DEF_CAN_FIRE_idResponsePipe_first;
  return PORT_RDY_idResponsePipe_first;
}

void MOD_mkMMUSynth::METH_idResponsePipe_deq()
{
  INST_idResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_deq()
{
  tUInt8 PORT_RDY_idResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_deq;
  DEF_idResponseFifo_i_notEmpty____d471 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_deq = DEF_idResponseFifo_i_notEmpty____d471;
  PORT_RDY_idResponsePipe_deq = DEF_CAN_FIRE_idResponsePipe_deq;
  return PORT_RDY_idResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_notEmpty()
{
  tUInt8 PORT_idResponsePipe_notEmpty;
  PORT_idResponsePipe_notEmpty = INST_idResponseFifo.METH_notEmpty();
  return PORT_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_idResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_notEmpty;
  DEF_CAN_FIRE_idResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_idResponsePipe_notEmpty = DEF_CAN_FIRE_idResponsePipe_notEmpty;
  return PORT_RDY_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_first()
{
  tUInt8 PORT_configResponsePipe_first;
  PORT_configResponsePipe_first = INST_configResponseFifo.METH_first();
  return PORT_configResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_first()
{
  tUInt8 PORT_RDY_configResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_first;
  DEF_configResponseFifo_i_notEmpty____d472 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_first = DEF_configResponseFifo_i_notEmpty____d472;
  PORT_RDY_configResponsePipe_first = DEF_CAN_FIRE_configResponsePipe_first;
  return PORT_RDY_configResponsePipe_first;
}

void MOD_mkMMUSynth::METH_configResponsePipe_deq()
{
  INST_configResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_deq()
{
  tUInt8 PORT_RDY_configResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_deq;
  DEF_configResponseFifo_i_notEmpty____d472 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_deq = DEF_configResponseFifo_i_notEmpty____d472;
  PORT_RDY_configResponsePipe_deq = DEF_CAN_FIRE_configResponsePipe_deq;
  return PORT_RDY_configResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_notEmpty()
{
  tUInt8 PORT_configResponsePipe_notEmpty;
  PORT_configResponsePipe_notEmpty = INST_configResponseFifo.METH_notEmpty();
  return PORT_configResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_configResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_notEmpty;
  DEF_CAN_FIRE_configResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_configResponsePipe_notEmpty = DEF_CAN_FIRE_configResponsePipe_notEmpty;
  return PORT_RDY_configResponsePipe_notEmpty;
}

tUWide MOD_mkMMUSynth::METH_errorPipe_first()
{
  PORT_errorPipe_first = INST_dmaErrorFifo.METH_first();
  return PORT_errorPipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_first()
{
  tUInt8 PORT_RDY_errorPipe_first;
  tUInt8 DEF_CAN_FIRE_errorPipe_first;
  DEF_dmaErrorFifo_i_notEmpty____d473 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_first = DEF_dmaErrorFifo_i_notEmpty____d473;
  PORT_RDY_errorPipe_first = DEF_CAN_FIRE_errorPipe_first;
  return PORT_RDY_errorPipe_first;
}

void MOD_mkMMUSynth::METH_errorPipe_deq()
{
  INST_dmaErrorFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_deq()
{
  tUInt8 PORT_RDY_errorPipe_deq;
  tUInt8 DEF_CAN_FIRE_errorPipe_deq;
  DEF_dmaErrorFifo_i_notEmpty____d473 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_deq = DEF_dmaErrorFifo_i_notEmpty____d473;
  PORT_RDY_errorPipe_deq = DEF_CAN_FIRE_errorPipe_deq;
  return PORT_RDY_errorPipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_errorPipe_notEmpty()
{
  tUInt8 PORT_errorPipe_notEmpty;
  PORT_errorPipe_notEmpty = INST_dmaErrorFifo.METH_notEmpty();
  return PORT_errorPipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_notEmpty()
{
  tUInt8 PORT_RDY_errorPipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_errorPipe_notEmpty;
  DEF_CAN_FIRE_errorPipe_notEmpty = (tUInt8)1u;
  PORT_RDY_errorPipe_notEmpty = DEF_CAN_FIRE_errorPipe_notEmpty;
  return PORT_RDY_errorPipe_notEmpty;
}

void MOD_mkMMUSynth::METH_addr_0_request_put(tUInt64 ARG_addr_0_request_put)
{
  INST_incomingReqs_0.METH_enq(ARG_addr_0_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_request_put()
{
  tUInt8 PORT_RDY_addr_0_request_put;
  tUInt8 DEF_CAN_FIRE_addr_0_request_put;
  DEF_CAN_FIRE_addr_0_request_put = INST_incomingReqs_0.METH_i_notFull();
  PORT_RDY_addr_0_request_put = DEF_CAN_FIRE_addr_0_request_put;
  return PORT_RDY_addr_0_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_0_response_get()
{
  tUInt64 DEF_x__h15986;
  tUInt8 DEF_pageResponseFifos_0_first__74_BITS_42_TO_40___d475;
  tUInt64 DEF_x__h15998;
  tUInt64 DEF_pageResponseFifos_0_first____d474;
  tUInt64 PORT_addr_0_response_get;
  DEF_pageResponseFifos_0_first____d474 = INST_pageResponseFifos_0.METH_first();
  DEF_x__h15998 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_0_first____d474);
  DEF_pageResponseFifos_0_first__74_BITS_42_TO_40___d475 = (tUInt8)(DEF_pageResponseFifos_0_first____d474 >> 40u);
  DEF_y__h16139 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h15986 = DEF_x__h15998 | DEF_y__h16139;
  PORT_addr_0_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_0_first__74_BITS_42_TO_40___d475)) << 40u) | DEF_x__h15986);
  INST_pageResponseFifos_0.METH_deq();
  return PORT_addr_0_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_response_get()
{
  tUInt8 PORT_RDY_addr_0_response_get;
  tUInt8 DEF_CAN_FIRE_addr_0_response_get;
  DEF_CAN_FIRE_addr_0_response_get = INST_pageResponseFifos_0.METH_i_notEmpty();
  PORT_RDY_addr_0_response_get = DEF_CAN_FIRE_addr_0_response_get;
  return PORT_RDY_addr_0_response_get;
}

void MOD_mkMMUSynth::METH_addr_1_request_put(tUInt64 ARG_addr_1_request_put)
{
  INST_incomingReqs_1.METH_enq(ARG_addr_1_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_request_put()
{
  tUInt8 PORT_RDY_addr_1_request_put;
  tUInt8 DEF_CAN_FIRE_addr_1_request_put;
  DEF_CAN_FIRE_addr_1_request_put = INST_incomingReqs_1.METH_i_notFull();
  PORT_RDY_addr_1_request_put = DEF_CAN_FIRE_addr_1_request_put;
  return PORT_RDY_addr_1_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_1_response_get()
{
  tUInt64 DEF_x__h16126;
  tUInt8 DEF_pageResponseFifos_1_first__80_BITS_42_TO_40___d481;
  tUInt64 DEF_x__h16138;
  tUInt64 DEF_pageResponseFifos_1_first____d480;
  tUInt64 PORT_addr_1_response_get;
  DEF_pageResponseFifos_1_first____d480 = INST_pageResponseFifos_1.METH_first();
  DEF_x__h16138 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_1_first____d480);
  DEF_pageResponseFifos_1_first__80_BITS_42_TO_40___d481 = (tUInt8)(DEF_pageResponseFifos_1_first____d480 >> 40u);
  DEF_y__h16139 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h16126 = DEF_x__h16138 | DEF_y__h16139;
  PORT_addr_1_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_1_first__80_BITS_42_TO_40___d481)) << 40u) | DEF_x__h16126);
  INST_pageResponseFifos_1.METH_deq();
  return PORT_addr_1_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_response_get()
{
  tUInt8 PORT_RDY_addr_1_response_get;
  tUInt8 DEF_CAN_FIRE_addr_1_response_get;
  DEF_CAN_FIRE_addr_1_response_get = INST_pageResponseFifos_1.METH_i_notEmpty();
  PORT_RDY_addr_1_response_get = DEF_CAN_FIRE_addr_1_response_get;
  return PORT_RDY_addr_1_response_get;
}


/* Reset routines */

void MOD_mkMMUSynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_translationTable_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_cycles.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_stage4Params_1.reset_RST(ARG_rst_in);
  INST_stage4Params_0.reset_RST(ARG_rst_in);
  INST_stage3Params_1.reset_RST(ARG_rst_in);
  INST_stage3Params_0.reset_RST(ARG_rst_in);
  INST_simDma_dataFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_tail_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_tags.reset_RST(ARG_rst_in);
  INST_sglId_gen_tagFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_retFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_inited.reset_RST(ARG_rst_in);
  INST_sglId_gen_head_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_positive_reg.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_cnt.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_state.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_fifo.reset_RST(ARG_rst_in);
  INST_reqs0_1.reset_RST(ARG_rst_in);
  INST_reqs0_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_cycles.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_1.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_0.reset_RST(ARG_rst_in);
  INST_offs1_1.reset_RST(ARG_rst_in);
  INST_offs1_0.reset_RST(ARG_rst_in);
  INST_incomingReqs_1.reset_RST(ARG_rst_in);
  INST_incomingReqs_0.reset_RST(ARG_rst_in);
  INST_idReturnFifo.reset_RST(ARG_rst_in);
  INST_idResponseFifo.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_1.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_0.reset_RST(ARG_rst_in);
  INST_dmaErrorFifo.reset_RST(ARG_rst_in);
  INST_configResponseFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMMUSynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMMUSynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_configResponseFifo.dump_state(indent + 2u);
  INST_dmaErrorFifo.dump_state(indent + 2u);
  INST_dmaErrorFifos_0.dump_state(indent + 2u);
  INST_dmaErrorFifos_1.dump_state(indent + 2u);
  INST_idResponseFifo.dump_state(indent + 2u);
  INST_idReturnFifo.dump_state(indent + 2u);
  INST_incomingReqs_0.dump_state(indent + 2u);
  INST_incomingReqs_1.dump_state(indent + 2u);
  INST_offs1_0.dump_state(indent + 2u);
  INST_offs1_1.dump_state(indent + 2u);
  INST_pageResponseFifos_0.dump_state(indent + 2u);
  INST_pageResponseFifos_1.dump_state(indent + 2u);
  INST_regall_cbram_bram.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_cycles.dump_state(indent + 2u);
  INST_regall_cbram_data0_0.dump_state(indent + 2u);
  INST_regall_cbram_data0_1.dump_state(indent + 2u);
  INST_regall_cbram_data1_0.dump_state(indent + 2u);
  INST_regall_cbram_data1_1.dump_state(indent + 2u);
  INST_regall_cbram_data2_0.dump_state(indent + 2u);
  INST_regall_cbram_data2_1.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_1.dump_state(indent + 2u);
  INST_reqs0_0.dump_state(indent + 2u);
  INST_reqs0_1.dump_state(indent + 2u);
  INST_sglId_gen_comp_fifo.dump_state(indent + 2u);
  INST_sglId_gen_comp_state.dump_state(indent + 2u);
  INST_sglId_gen_counter_cnt.dump_state(indent + 2u);
  INST_sglId_gen_counter_dec_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_inc_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_positive_reg.dump_state(indent + 2u);
  INST_sglId_gen_head_ptr.dump_state(indent + 2u);
  INST_sglId_gen_inited.dump_state(indent + 2u);
  INST_sglId_gen_retFifo.dump_state(indent + 2u);
  INST_sglId_gen_tagFifo.dump_state(indent + 2u);
  INST_sglId_gen_tags.dump_state(indent + 2u);
  INST_sglId_gen_tail_ptr.dump_state(indent + 2u);
  INST_simDma_dataFifo.dump_state(indent + 2u);
  INST_stage3Params_0.dump_state(indent + 2u);
  INST_stage3Params_1.dump_state(indent + 2u);
  INST_stage4Params_0.dump_state(indent + 2u);
  INST_stage4Params_1.dump_state(indent + 2u);
  INST_translationTable_cbram_bram.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_cycles.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_1.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMMUSynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 143u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_0_notFull__9___d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_1_notFull__0___d91", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d440", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_mmuid___d441", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d186", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d274", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_0_first__96___d218", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_1_first__23___d345", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResponseFifo_i_notEmpty____d472", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifo_i_notEmpty____d473", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_0_first____d175", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_1_first____d178", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idResponseFifo_i_notEmpty____d471", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_a_read____d84", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_b_read____d105", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_counter_1_positive_reg__h12858", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget____d75", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget____d96", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0___d80", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1___d101", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BITS_144_TO_0___d83", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BIT_146___d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0___d66", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_7_BITS_144_TO_0___d104", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_7_BIT_146___d88", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1___d87", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__89_BIT_144___d190", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first____d189", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_notFull____d69", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__17_BIT_144___d318", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first____d317", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_notFull____d90", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464", 108u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_comp_state__h999", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_0_first____d222", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_1_first____d349", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first____d255", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first____d382", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "t__h1387", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_counter_0_positive_reg__h12197", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0_30_BIT_29___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0___d130", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1_51_BIT_29___d152", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1___d151", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_0_notFull____d133", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_1_notFull____d154", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1160", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1480", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1516", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h16139", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "errorPipe_first", 75u);
  num = INST_configResponseFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_0.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_1.dump_VCD_defs(num);
  num = INST_idResponseFifo.dump_VCD_defs(num);
  num = INST_idReturnFifo.dump_VCD_defs(num);
  num = INST_incomingReqs_0.dump_VCD_defs(num);
  num = INST_incomingReqs_1.dump_VCD_defs(num);
  num = INST_offs1_0.dump_VCD_defs(num);
  num = INST_offs1_1.dump_VCD_defs(num);
  num = INST_pageResponseFifos_0.dump_VCD_defs(num);
  num = INST_pageResponseFifos_1.dump_VCD_defs(num);
  num = INST_regall_cbram_bram.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_cycles.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_1.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_1.dump_VCD_defs(num);
  num = INST_reqs0_0.dump_VCD_defs(num);
  num = INST_reqs0_1.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_fifo.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_state.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_cnt.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_dec_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_inc_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_positive_reg.dump_VCD_defs(num);
  num = INST_sglId_gen_head_ptr.dump_VCD_defs(num);
  num = INST_sglId_gen_inited.dump_VCD_defs(num);
  num = INST_sglId_gen_retFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tagFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tags.dump_VCD_defs(num);
  num = INST_sglId_gen_tail_ptr.dump_VCD_defs(num);
  num = INST_simDma_dataFifo.dump_VCD_defs(num);
  num = INST_stage3Params_0.dump_VCD_defs(num);
  num = INST_stage3Params_1.dump_VCD_defs(num);
  num = INST_stage4Params_0.dump_VCD_defs(num);
  num = INST_stage4Params_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_bram.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_cycles.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMMUSynth::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMUSynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMMUSynth::vcd_defs(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 108u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85) != DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85, 145u);
	backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85 = DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106) != DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106, 145u);
	backing.DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106 = DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70) != DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91) != DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91 = DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134) != DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155) != DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_region) != DEF_WILL_FIRE_request_region)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_region, 1u);
	backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_sglist) != DEF_WILL_FIRE_request_sglist)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_sglist, 1u);
	backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d440) != DEF__0_CONCAT_DONTCARE___d440)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d440, 145u);
	backing.DEF__0_CONCAT_DONTCARE___d440 = DEF__0_CONCAT_DONTCARE___d440;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_mmuid___d441) != DEF__0_CONCAT_mmuid___d441)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_mmuid___d441, 16u);
	backing.DEF__0_CONCAT_mmuid___d441 = DEF__0_CONCAT_mmuid___d441;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465) != DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465, 145u);
	backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d186) != DEF__2_CONCAT_DONTCARE___d186)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d186, 147u);
	backing.DEF__2_CONCAT_DONTCARE___d186 = DEF__2_CONCAT_DONTCARE___d186;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d274) != DEF__2_CONCAT_DONTCARE___d274)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d274, 30u);
	backing.DEF__2_CONCAT_DONTCARE___d274 = DEF__2_CONCAT_DONTCARE___d274;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268) != DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394) != DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_0_first__96___d218) != DEF__805306368_CONCAT_reqs0_0_first__96___d218)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_0_first__96___d218, 75u);
	backing.DEF__805306368_CONCAT_reqs0_0_first__96___d218 = DEF__805306368_CONCAT_reqs0_0_first__96___d218;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_1_first__23___d345) != DEF__805306368_CONCAT_reqs0_1_first__23___d345)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_1_first__23___d345, 75u);
	backing.DEF__805306368_CONCAT_reqs0_1_first__23___d345 = DEF__805306368_CONCAT_reqs0_1_first__23___d345;
      }
      ++num;
      if ((backing.DEF_configResponseFifo_i_notEmpty____d472) != DEF_configResponseFifo_i_notEmpty____d472)
      {
	vcd_write_val(sim_hdl, num, DEF_configResponseFifo_i_notEmpty____d472, 1u);
	backing.DEF_configResponseFifo_i_notEmpty____d472 = DEF_configResponseFifo_i_notEmpty____d472;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifo_i_notEmpty____d473) != DEF_dmaErrorFifo_i_notEmpty____d473)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifo_i_notEmpty____d473, 1u);
	backing.DEF_dmaErrorFifo_i_notEmpty____d473 = DEF_dmaErrorFifo_i_notEmpty____d473;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_0_first____d175) != DEF_dmaErrorFifos_0_first____d175)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_0_first____d175, 75u);
	backing.DEF_dmaErrorFifos_0_first____d175 = DEF_dmaErrorFifos_0_first____d175;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_1_first____d178) != DEF_dmaErrorFifos_1_first____d178)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_1_first____d178, 75u);
	backing.DEF_dmaErrorFifos_1_first____d178 = DEF_dmaErrorFifos_1_first____d178;
      }
      ++num;
      if ((backing.DEF_idResponseFifo_i_notEmpty____d471) != DEF_idResponseFifo_i_notEmpty____d471)
      {
	vcd_write_val(sim_hdl, num, DEF_idResponseFifo_i_notEmpty____d471, 1u);
	backing.DEF_idResponseFifo_i_notEmpty____d471 = DEF_idResponseFifo_i_notEmpty____d471;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_a_read____d84) != DEF_regall_cbram_bram_a_read____d84)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_a_read____d84, 145u);
	backing.DEF_regall_cbram_bram_a_read____d84 = DEF_regall_cbram_bram_a_read____d84;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_b_read____d105) != DEF_regall_cbram_bram_b_read____d105)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_b_read____d105, 145u);
	backing.DEF_regall_cbram_bram_b_read____d105 = DEF_regall_cbram_bram_b_read____d105;
      }
      ++num;
      if ((backing.DEF_regall_cbram_counter_1_positive_reg__h12858) != DEF_regall_cbram_counter_1_positive_reg__h12858)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_counter_1_positive_reg__h12858, 1u);
	backing.DEF_regall_cbram_counter_1_positive_reg__h12858 = DEF_regall_cbram_counter_1_positive_reg__h12858;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78) != DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78, 146u);
	backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget____d75) != DEF_regall_cbram_data0_0_wget____d75)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget____d75, 147u);
	backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79) != DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79, 147u);
	backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99) != DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99, 146u);
	backing.DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99 = DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget____d96) != DEF_regall_cbram_data0_1_wget____d96)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget____d96, 147u);
	backing.DEF_regall_cbram_data0_1_wget____d96 = DEF_regall_cbram_data0_1_wget____d96;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100) != DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100, 147u);
	backing.DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100 = DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0___d80) != DEF_regall_cbram_data1_0___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0___d80, 147u);
	backing.DEF_regall_cbram_data1_0___d80 = DEF_regall_cbram_data1_0___d80;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1___d101) != DEF_regall_cbram_data1_1___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1___d101, 147u);
	backing.DEF_regall_cbram_data1_1___d101 = DEF_regall_cbram_data1_1___d101;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83) != DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83, 145u);
	backing.DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83 = DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BIT_146___d67) != DEF_regall_cbram_data2_0_6_BIT_146___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
	backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0___d66) != DEF_regall_cbram_data2_0___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0___d66, 147u);
	backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104) != DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104, 145u);
	backing.DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104 = DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_7_BIT_146___d88) != DEF_regall_cbram_data2_1_7_BIT_146___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_7_BIT_146___d88, 1u);
	backing.DEF_regall_cbram_data2_1_7_BIT_146___d88 = DEF_regall_cbram_data2_1_7_BIT_146___d88;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1___d87) != DEF_regall_cbram_data2_1___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1___d87, 147u);
	backing.DEF_regall_cbram_data2_1___d87 = DEF_regall_cbram_data2_1___d87;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214) != DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214, 77u);
	backing.DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214 = DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190) != DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190, 1u);
	backing.DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190 = DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first____d189) != DEF_regall_cbram_responseFifo_0_first____d189)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first____d189, 145u);
	backing.DEF_regall_cbram_responseFifo_0_first____d189 = DEF_regall_cbram_responseFifo_0_first____d189;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_notFull____d69) != DEF_regall_cbram_responseFifo_0_notFull____d69)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
	backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341) != DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341, 77u);
	backing.DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341 = DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318) != DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318, 1u);
	backing.DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318 = DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first____d317) != DEF_regall_cbram_responseFifo_1_first____d317)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first____d317, 145u);
	backing.DEF_regall_cbram_responseFifo_1_first____d317 = DEF_regall_cbram_responseFifo_1_first____d317;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_notFull____d90) != DEF_regall_cbram_responseFifo_1_notFull____d90)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_notFull____d90, 1u);
	backing.DEF_regall_cbram_responseFifo_1_notFull____d90 = DEF_regall_cbram_responseFifo_1_notFull____d90;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215) != DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215, 79u);
	backing.DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215 = DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216) != DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216, 81u);
	backing.DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216 = DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342) != DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342, 79u);
	backing.DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342 = DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343) != DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343, 81u);
	backing.DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343 = DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343;
      }
      ++num;
      if ((backing.DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464) != DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464)
      {
	vcd_write_val(sim_hdl, num, DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464, 108u);
	backing.DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464 = DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464;
      }
      ++num;
      if ((backing.DEF_sglId_gen_comp_state__h999) != DEF_sglId_gen_comp_state__h999)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_comp_state__h999, 32u);
	backing.DEF_sglId_gen_comp_state__h999 = DEF_sglId_gen_comp_state__h999;
      }
      ++num;
      if ((backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14) != DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
	backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      }
      ++num;
      if ((backing.DEF_stage3Params_0_first____d222) != DEF_stage3Params_0_first____d222)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_0_first____d222, 81u);
	backing.DEF_stage3Params_0_first____d222 = DEF_stage3Params_0_first____d222;
      }
      ++num;
      if ((backing.DEF_stage3Params_1_first____d349) != DEF_stage3Params_1_first____d349)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_1_first____d349, 81u);
	backing.DEF_stage3Params_1_first____d349 = DEF_stage3Params_1_first____d349;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257) != DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257, 1u);
	backing.DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257 = DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first____d255) != DEF_stage4Params_0_first____d255)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first____d255, 51u);
	backing.DEF_stage4Params_0_first____d255 = DEF_stage4Params_0_first____d255;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384) != DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384, 1u);
	backing.DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384 = DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first____d382) != DEF_stage4Params_1_first____d382)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first____d382, 51u);
	backing.DEF_stage4Params_1_first____d382 = DEF_stage4Params_1_first____d382;
      }
      ++num;
      if ((backing.DEF_t__h1387) != DEF_t__h1387)
      {
	vcd_write_val(sim_hdl, num, DEF_t__h1387, 32u);
	backing.DEF_t__h1387 = DEF_t__h1387;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_counter_0_positive_reg__h12197) != DEF_translationTable_cbram_counter_0_positive_reg__h12197)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_counter_0_positive_reg__h12197, 1u);
	backing.DEF_translationTable_cbram_counter_0_positive_reg__h12197 = DEF_translationTable_cbram_counter_0_positive_reg__h12197;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0_30_BIT_29___d131) != DEF_translationTable_cbram_data2_0_30_BIT_29___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0_30_BIT_29___d131, 1u);
	backing.DEF_translationTable_cbram_data2_0_30_BIT_29___d131 = DEF_translationTable_cbram_data2_0_30_BIT_29___d131;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0___d130) != DEF_translationTable_cbram_data2_0___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0___d130, 30u);
	backing.DEF_translationTable_cbram_data2_0___d130 = DEF_translationTable_cbram_data2_0___d130;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1_51_BIT_29___d152) != DEF_translationTable_cbram_data2_1_51_BIT_29___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1_51_BIT_29___d152, 1u);
	backing.DEF_translationTable_cbram_data2_1_51_BIT_29___d152 = DEF_translationTable_cbram_data2_1_51_BIT_29___d152;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1___d151) != DEF_translationTable_cbram_data2_1___d151)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1___d151, 30u);
	backing.DEF_translationTable_cbram_data2_1___d151 = DEF_translationTable_cbram_data2_1___d151;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_0_notFull____d133) != DEF_translationTable_cbram_responseFifo_0_notFull____d133)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_0_notFull____d133, 1u);
	backing.DEF_translationTable_cbram_responseFifo_0_notFull____d133 = DEF_translationTable_cbram_responseFifo_0_notFull____d133;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_1_notFull____d154) != DEF_translationTable_cbram_responseFifo_1_notFull____d154)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_1_notFull____d154, 1u);
	backing.DEF_translationTable_cbram_responseFifo_1_notFull____d154 = DEF_translationTable_cbram_responseFifo_1_notFull____d154;
      }
      ++num;
      if ((backing.DEF_x__h1160) != DEF_x__h1160)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1160, 5u);
	backing.DEF_x__h1160 = DEF_x__h1160;
      }
      ++num;
      if ((backing.DEF_x__h1480) != DEF_x__h1480)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1480, 5u);
	backing.DEF_x__h1480 = DEF_x__h1480;
      }
      ++num;
      if ((backing.DEF_x__h1516) != DEF_x__h1516)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1516, 5u);
	backing.DEF_x__h1516 = DEF_x__h1516;
      }
      ++num;
      if ((backing.DEF_y__h16139) != DEF_y__h16139)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h16139, 40u);
	backing.DEF_y__h16139 = DEF_y__h16139;
      }
      ++num;
      if ((backing.PORT_EN_request_region) != PORT_EN_request_region)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_region, 1u);
	backing.PORT_EN_request_region = PORT_EN_request_region;
      }
      ++num;
      if ((backing.PORT_EN_request_sglist) != PORT_EN_request_sglist)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_sglist, 1u);
	backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      }
      ++num;
      if ((backing.PORT_errorPipe_first) != PORT_errorPipe_first)
      {
	vcd_write_val(sim_hdl, num, PORT_errorPipe_first, 75u);
	backing.PORT_errorPipe_first = PORT_errorPipe_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85, 145u);
      backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85 = DEF_IF_regall_cbram_data2_0_6_BIT_145_2_THEN_regal_ETC___d85;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106, 145u);
      backing.DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106 = DEF_IF_regall_cbram_data2_1_7_BIT_145_03_THEN_rega_ETC___d106;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91 = DEF_NOT_regall_cbram_responseFifo_1_notFull__0___d91;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d134;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d155;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_region, 1u);
      backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_sglist, 1u);
      backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d440, 145u);
      backing.DEF__0_CONCAT_DONTCARE___d440 = DEF__0_CONCAT_DONTCARE___d440;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_mmuid___d441, 16u);
      backing.DEF__0_CONCAT_mmuid___d441 = DEF__0_CONCAT_mmuid___d441;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465, 145u);
      backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_53_ETC___d465;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d186, 147u);
      backing.DEF__2_CONCAT_DONTCARE___d186 = DEF__2_CONCAT_DONTCARE___d186;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d274, 30u);
      backing.DEF__2_CONCAT_DONTCARE___d274 = DEF__2_CONCAT_DONTCARE___d274;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__55_BIT_ETC___d268;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__82_BIT_ETC___d394;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_0_first__96___d218, 75u);
      backing.DEF__805306368_CONCAT_reqs0_0_first__96___d218 = DEF__805306368_CONCAT_reqs0_0_first__96___d218;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_1_first__23___d345, 75u);
      backing.DEF__805306368_CONCAT_reqs0_1_first__23___d345 = DEF__805306368_CONCAT_reqs0_1_first__23___d345;
      vcd_write_val(sim_hdl, num++, DEF_configResponseFifo_i_notEmpty____d472, 1u);
      backing.DEF_configResponseFifo_i_notEmpty____d472 = DEF_configResponseFifo_i_notEmpty____d472;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifo_i_notEmpty____d473, 1u);
      backing.DEF_dmaErrorFifo_i_notEmpty____d473 = DEF_dmaErrorFifo_i_notEmpty____d473;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_0_first____d175, 75u);
      backing.DEF_dmaErrorFifos_0_first____d175 = DEF_dmaErrorFifos_0_first____d175;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_1_first____d178, 75u);
      backing.DEF_dmaErrorFifos_1_first____d178 = DEF_dmaErrorFifos_1_first____d178;
      vcd_write_val(sim_hdl, num++, DEF_idResponseFifo_i_notEmpty____d471, 1u);
      backing.DEF_idResponseFifo_i_notEmpty____d471 = DEF_idResponseFifo_i_notEmpty____d471;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_a_read____d84, 145u);
      backing.DEF_regall_cbram_bram_a_read____d84 = DEF_regall_cbram_bram_a_read____d84;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_b_read____d105, 145u);
      backing.DEF_regall_cbram_bram_b_read____d105 = DEF_regall_cbram_bram_b_read____d105;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_counter_1_positive_reg__h12858, 1u);
      backing.DEF_regall_cbram_counter_1_positive_reg__h12858 = DEF_regall_cbram_counter_1_positive_reg__h12858;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78, 146u);
      backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_0___d78;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget____d75, 147u);
      backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79, 147u);
      backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d79;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99, 146u);
      backing.DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99 = DEF_regall_cbram_data0_1_wget__6_BITS_145_TO_0___d99;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget____d96, 147u);
      backing.DEF_regall_cbram_data0_1_wget____d96 = DEF_regall_cbram_data0_1_wget____d96;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100, 147u);
      backing.DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100 = DEF_regall_cbram_data0_1_whas__5_AND_regall_cbram__ETC___d100;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0___d80, 147u);
      backing.DEF_regall_cbram_data1_0___d80 = DEF_regall_cbram_data1_0___d80;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1___d101, 147u);
      backing.DEF_regall_cbram_data1_1___d101 = DEF_regall_cbram_data1_1___d101;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83, 145u);
      backing.DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83 = DEF_regall_cbram_data2_0_6_BITS_144_TO_0___d83;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
      backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0___d66, 147u);
      backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104, 145u);
      backing.DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104 = DEF_regall_cbram_data2_1_7_BITS_144_TO_0___d104;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_7_BIT_146___d88, 1u);
      backing.DEF_regall_cbram_data2_1_7_BIT_146___d88 = DEF_regall_cbram_data2_1_7_BIT_146___d88;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1___d87, 147u);
      backing.DEF_regall_cbram_data2_1___d87 = DEF_regall_cbram_data2_1___d87;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214, 77u);
      backing.DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214 = DEF_regall_cbram_responseFifo_0_first__89_BITS_115_ETC___d214;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190, 1u);
      backing.DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190 = DEF_regall_cbram_responseFifo_0_first__89_BIT_144___d190;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first____d189, 145u);
      backing.DEF_regall_cbram_responseFifo_0_first____d189 = DEF_regall_cbram_responseFifo_0_first____d189;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
      backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341, 77u);
      backing.DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341 = DEF_regall_cbram_responseFifo_1_first__17_BITS_115_ETC___d341;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318, 1u);
      backing.DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318 = DEF_regall_cbram_responseFifo_1_first__17_BIT_144___d318;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first____d317, 145u);
      backing.DEF_regall_cbram_responseFifo_1_first____d317 = DEF_regall_cbram_responseFifo_1_first____d317;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_notFull____d90, 1u);
      backing.DEF_regall_cbram_responseFifo_1_notFull____d90 = DEF_regall_cbram_responseFifo_1_notFull____d90;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215, 79u);
      backing.DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215 = DEF_reqs0_0_first__96_BITS_39_TO_16_03_ULT_regall__ETC___d215;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216, 81u);
      backing.DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216 = DEF_reqs0_0_first__96_BITS_39_TO_24_97_ULT_regall__ETC___d216;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342, 79u);
      backing.DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342 = DEF_reqs0_1_first__23_BITS_39_TO_16_30_ULT_regall__ETC___d342;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343, 81u);
      backing.DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343 = DEF_reqs0_1_first__23_BITS_39_TO_24_24_ULT_regall__ETC___d343;
      vcd_write_val(sim_hdl, num++, DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464, 108u);
      backing.DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464 = DEF_request_region_barr8_BITS_27_TO_0_56_CONCAT_re_ETC___d464;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_comp_state__h999, 32u);
      backing.DEF_sglId_gen_comp_state__h999 = DEF_sglId_gen_comp_state__h999;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
      backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_0_first____d222, 81u);
      backing.DEF_stage3Params_0_first____d222 = DEF_stage3Params_0_first____d222;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_1_first____d349, 81u);
      backing.DEF_stage3Params_1_first____d349 = DEF_stage3Params_1_first____d349;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257, 1u);
      backing.DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257 = DEF_stage4Params_0_first__55_BITS_47_TO_45_56_EQ_0___d257;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first____d255, 51u);
      backing.DEF_stage4Params_0_first____d255 = DEF_stage4Params_0_first____d255;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384, 1u);
      backing.DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384 = DEF_stage4Params_1_first__82_BITS_47_TO_45_83_EQ_0___d384;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first____d382, 51u);
      backing.DEF_stage4Params_1_first____d382 = DEF_stage4Params_1_first____d382;
      vcd_write_val(sim_hdl, num++, DEF_t__h1387, 32u);
      backing.DEF_t__h1387 = DEF_t__h1387;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_counter_0_positive_reg__h12197, 1u);
      backing.DEF_translationTable_cbram_counter_0_positive_reg__h12197 = DEF_translationTable_cbram_counter_0_positive_reg__h12197;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0_30_BIT_29___d131, 1u);
      backing.DEF_translationTable_cbram_data2_0_30_BIT_29___d131 = DEF_translationTable_cbram_data2_0_30_BIT_29___d131;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0___d130, 30u);
      backing.DEF_translationTable_cbram_data2_0___d130 = DEF_translationTable_cbram_data2_0___d130;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1_51_BIT_29___d152, 1u);
      backing.DEF_translationTable_cbram_data2_1_51_BIT_29___d152 = DEF_translationTable_cbram_data2_1_51_BIT_29___d152;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1___d151, 30u);
      backing.DEF_translationTable_cbram_data2_1___d151 = DEF_translationTable_cbram_data2_1___d151;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_0_notFull____d133, 1u);
      backing.DEF_translationTable_cbram_responseFifo_0_notFull____d133 = DEF_translationTable_cbram_responseFifo_0_notFull____d133;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_1_notFull____d154, 1u);
      backing.DEF_translationTable_cbram_responseFifo_1_notFull____d154 = DEF_translationTable_cbram_responseFifo_1_notFull____d154;
      vcd_write_val(sim_hdl, num++, DEF_x__h1160, 5u);
      backing.DEF_x__h1160 = DEF_x__h1160;
      vcd_write_val(sim_hdl, num++, DEF_x__h1480, 5u);
      backing.DEF_x__h1480 = DEF_x__h1480;
      vcd_write_val(sim_hdl, num++, DEF_x__h1516, 5u);
      backing.DEF_x__h1516 = DEF_x__h1516;
      vcd_write_val(sim_hdl, num++, DEF_y__h16139, 40u);
      backing.DEF_y__h16139 = DEF_y__h16139;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_region, 1u);
      backing.PORT_EN_request_region = PORT_EN_request_region;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_sglist, 1u);
      backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      vcd_write_val(sim_hdl, num++, PORT_errorPipe_first, 75u);
      backing.PORT_errorPipe_first = PORT_errorPipe_first;
    }
}

void MOD_mkMMUSynth::vcd_prims(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  INST_configResponseFifo.dump_VCD(dt, backing.INST_configResponseFifo);
  INST_dmaErrorFifo.dump_VCD(dt, backing.INST_dmaErrorFifo);
  INST_dmaErrorFifos_0.dump_VCD(dt, backing.INST_dmaErrorFifos_0);
  INST_dmaErrorFifos_1.dump_VCD(dt, backing.INST_dmaErrorFifos_1);
  INST_idResponseFifo.dump_VCD(dt, backing.INST_idResponseFifo);
  INST_idReturnFifo.dump_VCD(dt, backing.INST_idReturnFifo);
  INST_incomingReqs_0.dump_VCD(dt, backing.INST_incomingReqs_0);
  INST_incomingReqs_1.dump_VCD(dt, backing.INST_incomingReqs_1);
  INST_offs1_0.dump_VCD(dt, backing.INST_offs1_0);
  INST_offs1_1.dump_VCD(dt, backing.INST_offs1_1);
  INST_pageResponseFifos_0.dump_VCD(dt, backing.INST_pageResponseFifos_0);
  INST_pageResponseFifos_1.dump_VCD(dt, backing.INST_pageResponseFifos_1);
  INST_regall_cbram_bram.dump_VCD(dt, backing.INST_regall_cbram_bram);
  INST_regall_cbram_counter_0_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_0_cnt);
  INST_regall_cbram_counter_0_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_dec_wire);
  INST_regall_cbram_counter_0_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_inc_wire);
  INST_regall_cbram_counter_0_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_0_positive_reg);
  INST_regall_cbram_counter_1_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_1_cnt);
  INST_regall_cbram_counter_1_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_dec_wire);
  INST_regall_cbram_counter_1_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_inc_wire);
  INST_regall_cbram_counter_1_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_1_positive_reg);
  INST_regall_cbram_cycles.dump_VCD(dt, backing.INST_regall_cbram_cycles);
  INST_regall_cbram_data0_0.dump_VCD(dt, backing.INST_regall_cbram_data0_0);
  INST_regall_cbram_data0_1.dump_VCD(dt, backing.INST_regall_cbram_data0_1);
  INST_regall_cbram_data1_0.dump_VCD(dt, backing.INST_regall_cbram_data1_0);
  INST_regall_cbram_data1_1.dump_VCD(dt, backing.INST_regall_cbram_data1_1);
  INST_regall_cbram_data2_0.dump_VCD(dt, backing.INST_regall_cbram_data2_0);
  INST_regall_cbram_data2_1.dump_VCD(dt, backing.INST_regall_cbram_data2_1);
  INST_regall_cbram_responseFifo_0.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_0);
  INST_regall_cbram_responseFifo_1.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_1);
  INST_reqs0_0.dump_VCD(dt, backing.INST_reqs0_0);
  INST_reqs0_1.dump_VCD(dt, backing.INST_reqs0_1);
  INST_sglId_gen_comp_fifo.dump_VCD(dt, backing.INST_sglId_gen_comp_fifo);
  INST_sglId_gen_comp_state.dump_VCD(dt, backing.INST_sglId_gen_comp_state);
  INST_sglId_gen_counter_cnt.dump_VCD(dt, backing.INST_sglId_gen_counter_cnt);
  INST_sglId_gen_counter_dec_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_dec_wire);
  INST_sglId_gen_counter_inc_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_inc_wire);
  INST_sglId_gen_counter_positive_reg.dump_VCD(dt, backing.INST_sglId_gen_counter_positive_reg);
  INST_sglId_gen_head_ptr.dump_VCD(dt, backing.INST_sglId_gen_head_ptr);
  INST_sglId_gen_inited.dump_VCD(dt, backing.INST_sglId_gen_inited);
  INST_sglId_gen_retFifo.dump_VCD(dt, backing.INST_sglId_gen_retFifo);
  INST_sglId_gen_tagFifo.dump_VCD(dt, backing.INST_sglId_gen_tagFifo);
  INST_sglId_gen_tags.dump_VCD(dt, backing.INST_sglId_gen_tags);
  INST_sglId_gen_tail_ptr.dump_VCD(dt, backing.INST_sglId_gen_tail_ptr);
  INST_simDma_dataFifo.dump_VCD(dt, backing.INST_simDma_dataFifo);
  INST_stage3Params_0.dump_VCD(dt, backing.INST_stage3Params_0);
  INST_stage3Params_1.dump_VCD(dt, backing.INST_stage3Params_1);
  INST_stage4Params_0.dump_VCD(dt, backing.INST_stage4Params_0);
  INST_stage4Params_1.dump_VCD(dt, backing.INST_stage4Params_1);
  INST_translationTable_cbram_bram.dump_VCD(dt, backing.INST_translationTable_cbram_bram);
  INST_translationTable_cbram_counter_0_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_0_cnt);
  INST_translationTable_cbram_counter_0_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_dec_wire);
  INST_translationTable_cbram_counter_0_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_inc_wire);
  INST_translationTable_cbram_counter_0_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_0_positive_reg);
  INST_translationTable_cbram_counter_1_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_1_cnt);
  INST_translationTable_cbram_counter_1_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_dec_wire);
  INST_translationTable_cbram_counter_1_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_inc_wire);
  INST_translationTable_cbram_counter_1_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_1_positive_reg);
  INST_translationTable_cbram_cycles.dump_VCD(dt, backing.INST_translationTable_cbram_cycles);
  INST_translationTable_cbram_data0_0.dump_VCD(dt, backing.INST_translationTable_cbram_data0_0);
  INST_translationTable_cbram_data0_1.dump_VCD(dt, backing.INST_translationTable_cbram_data0_1);
  INST_translationTable_cbram_data1_0.dump_VCD(dt, backing.INST_translationTable_cbram_data1_0);
  INST_translationTable_cbram_data1_1.dump_VCD(dt, backing.INST_translationTable_cbram_data1_1);
  INST_translationTable_cbram_data2_0.dump_VCD(dt, backing.INST_translationTable_cbram_data2_0);
  INST_translationTable_cbram_data2_1.dump_VCD(dt, backing.INST_translationTable_cbram_data2_1);
  INST_translationTable_cbram_responseFifo_0.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_0);
  INST_translationTable_cbram_responseFifo_1.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_1);
}
