Comment,Name,Value
/* AQ clocks */,,
,SVC_CLK_L0_CORE,(336000000U)
,SVC_CLK_L0_IDSP,(336000000U)
,SVC_CLK_L0_VPU,(372000000U)
/* AX clocks */,,
,SVC_CLK_L1_CORE,(456000000U)
,SVC_CLK_L1_IDSP,(456000000U)
,SVC_CLK_L1_VPU,(504000000U)
/* Board Type */,,
,SVC_BOARD_DK,(1U)
/* I2S0 */,,
,SOC_I2S0_EXIST,(1U)
,GPIO_PIN_I2S0_CLK,(GPIO_PIN_22_I2S0_CLK)
,GPIO_PIN_I2S0_SI,(GPIO_PIN_23_I2S0_SI_0)
,GPIO_PIN_I2S0_SO,(GPIO_PIN_24_I2S0_SO_0)
,GPIO_PIN_I2S0_WS,(GPIO_PIN_27_I2S0_WS)
/* Audio Codec */,,
,AUD_CODEC0_EXIST,(1U)
,AUD_CODEC0_I2C_CH,(AMBA_I2C_CHANNEL2)
,AUD_CODEC0_I2C_ADDR,(NAU8822AYG_I2C_ADDR)
,AUD_CODEC0_I2C_SPEED,(AMBA_I2C_SPEED_FAST)
,AUD_CODEC0_IN,(AUCODEC_AMIC_IN)
,AUD_CODEC0_OUT,(AUCODEC_SPEAKER_OUT)
,AUD_CODEC0_DRV,(&AmbaAudio_NAU8822Obj)
/* SD */,,
,GPIO_PIN_SD0_RST,(GPIO_PIN_81_SD0_RESET)
/* CANBUS */,,
,AMBA_INT_SPI_CAN,(AMBA_INT_SPI_ID118_CAN)
/* ETH */,,
,SVCAG_ETH_PIN_SHARED,(1U)
,SVCAG_ETH_PIN_TXEN,GPIO_PIN_28_ENET_TXEN
,SVCAG_ETH_PIN_TXD0,GPIO_PIN_29_ENET_TXD0
,SVCAG_ETH_PIN_TXD1,GPIO_PIN_30_ENET_TXD1
,SVCAG_ETH_PIN_TXD2,GPIO_PIN_31_ENET_TXD2
,SVCAG_ETH_PIN_TXD3,GPIO_PIN_32_ENET_TXD3
,SVCAG_ETH_PIN_RXD0,GPIO_PIN_33_ENET_RXD0
,SVCAG_ETH_PIN_RXD1,GPIO_PIN_34_ENET_RXD1
,SVCAG_ETH_PIN_RXD2,GPIO_PIN_35_ENET_RXD2
,SVCAG_ETH_PIN_RXD3,GPIO_PIN_36_ENET_RXD3
,SVCAG_ETH_PIN_RXDV,GPIO_PIN_37_ENET_RXDV
,SVCAG_ETH_PIN_MDC,GPIO_PIN_38_ENET_MDC
,SVCAG_ETH_PIN_MDIO,GPIO_PIN_39_ENET_MDIO
,SVCAG_ETH_PIN_PTP_PPS,GPIO_PIN_40_ENET_PTP_PPS
,SVCAG_ETH_PIN_CLK_RX,GPIO_PIN_41_ENET_CLK_RX
,SVCAG_ETH_PIN_GTX_CLK,GPIO_PIN_42_ENET_GTX_CLK
,SVCAG_ETH_PIN_EXT_OSC,GPIO_PIN_43_ENET_EXT_OSC
,ENET_GTX_CLK_POL,(0x60U)
,AHB_SCRATCHPAD_BASE,(AMBA_CORTEX_A53_SCRATCHPAD_NS_BASE_ADDR)
/* FPD */,,
,FPD_MAXIM_TFT_LEFT_PWM_GPIO,GPIO_PIN_20_PWM1
,FPD_MAXIM_TFT_LEFT_PWM_CHAN,AMBA_PWM_CHANNEL1
,FPD_MAXIM_TFT_RIGHT_PWM_GPIO,GPIO_PIN_19_PWM0
,FPD_MAXIM_TFT_RIGHT_PWM_CHAN,AMBA_PWM_CHANNEL0
/* CV */,,
,CVFLOW_TARGET_INPUT_FRAME_RATE_EMR,(8U)
,SVC_CV_OPEN_NET_TEST_SFB,"""refinedet_hd_superdag_1080.sfb"""
/* Clock Feature */,,
,SVCAG_SOC_CLK_FEA_CTRL,(1U)
/* SD */,,
,SVCAG_SD0_DELAY,(17921U)
,SVCAG_SD0_CLOCK,(100000000U)
/* REC BLENDING (Alpha blending = 0; CLUT = 1 */,,
,SVC_REC_BLEND_BEHAVIOR,(0U)
/* STILL DECODE DISPLAY YUV FORMAT */,,
,SVCAG_SDEC_DISP_FORMAT,(AMBA_DSP_YUV420)
/* WDT */,,
,WDT_TIMEOUT,(6000U)
,WDT_TIMEOUT_TOLERANCE,(500U)
/* Timing tolerance in ms */,,
,SVC_TIME_STD_BLD_WAIT_KEY,(50U)
,SVC_TIME_STD_BLD2_LOAD,(50U)
,SVC_TIME_STD_R52SYS_LOAD,(100U)
,SVC_TIME_STD_ATF_LOAD,(15U)
,SVC_TIME_STD_SYSSW_LOAD_NAND,(500U)
,SVC_TIME_STD_SYSSW_LOAD_EMMC,(500U)
,SVC_TIME_STD_SYSSW_LOAD_SPINOR,(500U)
,SVC_TIME_STD_BSS_INIT,(100U)
,SVC_TIME_STD_UCODE_PART_LOAD_NAND,(160U)
,SVC_TIME_STD_UCODE_PART_LOAD_EMMC,(160U)
,SVC_TIME_STD_UCODE_PART_LOAD_SPINOR,(160U)
,SVC_TIME_STD_VIN_CFG_IMX390_MULTI,(70U)
,SVC_TIME_STD_VIN_CFG_DEF,(70U)
,SVC_TIME_STD_VOUT_CFG_DEF,(70U)
,SVC_TIME_STD_DSP_BOOT,(110U)
,SVC_TIME_STD_BSS_SIZE,(200000U)
