// Seed: 4190082554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  task automatic id_4;
    begin
      id_1 <= id_1++;
      id_2 = id_4;
    end
  endtask
  assign id_4 = id_3;
  assign {1'd0, 1} = id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_3
  );
  wire id_5;
endmodule
