<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\impl\gwsynthesis\recv_corsslink_data.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\recv_corsslink_data.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\recv_corsslink_data.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9LQ144PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 21 23:46:45 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4650</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2876</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>47</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>511</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>21</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>ddr_clk</td>
<td>Base</td>
<td>13.333</td>
<td>75.002
<td>0.000</td>
<td>6.667</td>
<td></td>
<td></td>
<td>ddr_clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50m </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.667</td>
<td>150.000
<td>0.000</td>
<td>3.333</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.667</td>
<td>150.000
<td>1.667</td>
<td>5.000</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ddr_clk</td>
<td>75.002(MHz)</td>
<td>109.272(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_50m</td>
<td>50.000(MHz)</td>
<td>139.745(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>79.301(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>ddr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.723</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>12.567</td>
</tr>
<tr>
<td>2</td>
<td>1.048</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>12.242</td>
</tr>
<tr>
<td>3</td>
<td>1.157</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>12.133</td>
</tr>
<tr>
<td>4</td>
<td>1.163</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>12.127</td>
</tr>
<tr>
<td>5</td>
<td>1.289</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>12.001</td>
</tr>
<tr>
<td>6</td>
<td>1.449</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.841</td>
</tr>
<tr>
<td>7</td>
<td>1.457</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.833</td>
</tr>
<tr>
<td>8</td>
<td>1.458</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.832</td>
</tr>
<tr>
<td>9</td>
<td>1.513</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.777</td>
</tr>
<tr>
<td>10</td>
<td>1.573</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.717</td>
</tr>
<tr>
<td>11</td>
<td>1.605</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.685</td>
</tr>
<tr>
<td>12</td>
<td>1.605</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.685</td>
</tr>
<tr>
<td>13</td>
<td>1.605</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.685</td>
</tr>
<tr>
<td>14</td>
<td>1.634</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.656</td>
</tr>
<tr>
<td>15</td>
<td>1.651</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.639</td>
</tr>
<tr>
<td>16</td>
<td>1.719</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CE</td>
<td>clk_50m:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.333</td>
<td>0.048</td>
<td>1.282</td>
</tr>
<tr>
<td>17</td>
<td>1.868</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.422</td>
</tr>
<tr>
<td>18</td>
<td>1.899</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.391</td>
</tr>
<tr>
<td>19</td>
<td>1.901</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.389</td>
</tr>
<tr>
<td>20</td>
<td>1.907</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.383</td>
</tr>
<tr>
<td>21</td>
<td>1.908</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.382</td>
</tr>
<tr>
<td>22</td>
<td>1.909</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.381</td>
</tr>
<tr>
<td>23</td>
<td>1.932</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.358</td>
</tr>
<tr>
<td>24</td>
<td>1.936</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>11.354</td>
</tr>
<tr>
<td>25</td>
<td>1.985</td>
<td>hspi_sender_inst/htd_out_crc_flag_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.333</td>
<td>0.000</td>
<td>10.948</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.781</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.519</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.503</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.502</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.502</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.498</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.495</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.495</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.494</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.494</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.491</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.268</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>1.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.236</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>2.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.236</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>2.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.194</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>2.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.179</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.208</td>
<td>2.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.744</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>2.318</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.744</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>2.318</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.105</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>2.957</td>
</tr>
<tr>
<td>20</td>
<td>0.293</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>3.354</td>
</tr>
<tr>
<td>21</td>
<td>0.315</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>3.376</td>
</tr>
<tr>
<td>22</td>
<td>0.315</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>3.376</td>
</tr>
<tr>
<td>23</td>
<td>0.315</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0/D</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>3.376</td>
</tr>
<tr>
<td>24</td>
<td>0.402</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CEA</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>3.476</td>
</tr>
<tr>
<td>25</td>
<td>0.591</td>
<td>hspi_sender_inst/htvld_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/CE</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.361</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.667</td>
<td>-0.277</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.361</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.667</td>
<td>-0.277</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.361</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>1.667</td>
<td>-0.277</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.538</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk_50m:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>3.900</td>
<td>6.230</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.511</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s1/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>2.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.247</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_clk:[R]</td>
<td>0.000</td>
<td>-3.031</td>
<td>2.827</td>
</tr>
<tr>
<td>3</td>
<td>0.540</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>psram_inst/u_psram_top/clkdiv/RESETN</td>
<td>clk_50m:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.613</td>
<td>2.196</td>
</tr>
<tr>
<td>4</td>
<td>0.837</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_31_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>5</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_0_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>6</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_1_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>7</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_2_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>8</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_6_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>9</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_2_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>10</td>
<td>0.846</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_4_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.858</td>
</tr>
<tr>
<td>11</td>
<td>0.880</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_16_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>12</td>
<td>0.903</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_25_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.916</td>
</tr>
<tr>
<td>13</td>
<td>0.908</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_24_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.921</td>
</tr>
<tr>
<td>14</td>
<td>0.910</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_22_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.922</td>
</tr>
<tr>
<td>15</td>
<td>1.097</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq1_rptr_4_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.110</td>
</tr>
<tr>
<td>16</td>
<td>1.101</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_6_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>17</td>
<td>1.103</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_7_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.115</td>
</tr>
<tr>
<td>18</td>
<td>1.103</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_11_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.115</td>
</tr>
<tr>
<td>19</td>
<td>1.106</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_0_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>20</td>
<td>1.106</td>
<td>hspi_sender_inst/crc_rst_s2/Q</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_6_s0/PRESET</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.119</td>
</tr>
<tr>
<td>21</td>
<td>1.110</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_4_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>22</td>
<td>1.110</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_5_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>23</td>
<td>1.110</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>24</td>
<td>1.110</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_2_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>25</td>
<td>1.110</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/Q</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.195</td>
<td>4.445</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>ddr_clk</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1975_s0/I2</td>
</tr>
<tr>
<td>11.619</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1975_s0/F</td>
</tr>
<tr>
<td>13.141</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 33.867%; route: 7.852, 62.486%; tC2Q: 0.458, 3.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.233</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1969_s0/I2</td>
</tr>
<tr>
<td>11.294</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1969_s0/F</td>
</tr>
<tr>
<td>12.816</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 35.053%; route: 7.492, 61.203%; tC2Q: 0.458, 3.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1960_s2/I2</td>
</tr>
<tr>
<td>9.627</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1960_s2/F</td>
</tr>
<tr>
<td>10.050</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1966_s0/I1</td>
</tr>
<tr>
<td>10.852</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1966_s0/F</td>
</tr>
<tr>
<td>12.707</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 32.629%; route: 7.716, 63.594%; tC2Q: 0.458, 3.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.555</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1959_s0/I2</td>
</tr>
<tr>
<td>11.581</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1959_s0/F</td>
</tr>
<tr>
<td>12.701</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 35.094%; route: 7.413, 61.127%; tC2Q: 0.458, 3.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.611</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1983_s1/I2</td>
</tr>
<tr>
<td>9.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1983_s1/F</td>
</tr>
<tr>
<td>10.810</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1984_s0/I1</td>
</tr>
<tr>
<td>11.871</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1984_s0/F</td>
</tr>
<tr>
<td>12.575</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 35.198%; route: 7.318, 60.982%; tC2Q: 0.458, 3.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.233</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1973_s0/I2</td>
</tr>
<tr>
<td>11.294</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1973_s0/F</td>
</tr>
<tr>
<td>12.415</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 36.239%; route: 7.091, 59.890%; tC2Q: 0.458, 3.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.611</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1983_s1/I2</td>
</tr>
<tr>
<td>9.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1983_s1/F</td>
</tr>
<tr>
<td>10.819</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1983_s0/I1</td>
</tr>
<tr>
<td>11.621</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1983_s0/F</td>
</tr>
<tr>
<td>12.407</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 33.507%; route: 7.410, 62.620%; tC2Q: 0.458, 3.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1981_s0/I2</td>
</tr>
<tr>
<td>11.619</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1981_s0/F</td>
</tr>
<tr>
<td>12.406</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 35.971%; route: 7.117, 60.155%; tC2Q: 0.458, 3.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.611</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1983_s1/I2</td>
</tr>
<tr>
<td>9.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1983_s1/F</td>
</tr>
<tr>
<td>10.953</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1987_s0/I1</td>
</tr>
<tr>
<td>12.014</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1987_s0/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 35.868%; route: 7.094, 60.241%; tC2Q: 0.458, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.561</td>
<td>0.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1960_s0/I2</td>
</tr>
<tr>
<td>11.587</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1960_s0/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 36.325%; route: 7.002, 59.764%; tC2Q: 0.458, 3.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>9.250</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1975_s1/I2</td>
</tr>
<tr>
<td>10.311</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1975_s1/F</td>
</tr>
<tr>
<td>10.753</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1980_s0/I1</td>
</tr>
<tr>
<td>11.555</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1980_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 34.180%; route: 7.233, 61.898%; tC2Q: 0.458, 3.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>9.250</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1975_s1/I2</td>
</tr>
<tr>
<td>10.311</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1975_s1/F</td>
</tr>
<tr>
<td>10.753</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1979_s0/I1</td>
</tr>
<tr>
<td>11.555</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C19[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1979_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 34.180%; route: 7.233, 61.898%; tC2Q: 0.458, 3.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>9.250</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1975_s1/I2</td>
</tr>
<tr>
<td>10.311</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1975_s1/F</td>
</tr>
<tr>
<td>10.753</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1977_s0/I1</td>
</tr>
<tr>
<td>11.555</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1977_s0/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 34.180%; route: 7.233, 61.898%; tC2Q: 0.458, 3.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.901</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1962_s0/I2</td>
</tr>
<tr>
<td>11.526</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1962_s0/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.855, 33.074%; route: 7.342, 62.993%; tC2Q: 0.458, 3.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.601</td>
<td>1.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1960_s2/I2</td>
</tr>
<tr>
<td>9.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1960_s2/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1964_s0/I1</td>
</tr>
<tr>
<td>11.509</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1964_s0/F</td>
</tr>
<tr>
<td>12.213</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 36.292%; route: 6.957, 59.770%; tC2Q: 0.458, 3.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>5.756</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R19C0</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_dqce_clk_x2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.759</td>
<td>4.426</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>7.729</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2</td>
</tr>
<tr>
<td>7.475</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.255%; tC2Q: 0.458, 35.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1978_s0/I2</td>
</tr>
<tr>
<td>11.626</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1978_s0/F</td>
</tr>
<tr>
<td>11.996</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 37.568%; route: 6.672, 58.419%; tC2Q: 0.458, 4.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.570</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1961_s0/I2</td>
</tr>
<tr>
<td>11.596</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1961_s0/F</td>
</tr>
<tr>
<td>11.965</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 37.362%; route: 6.677, 58.615%; tC2Q: 0.458, 4.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1982_s0/I2</td>
</tr>
<tr>
<td>11.626</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1982_s0/F</td>
</tr>
<tr>
<td>11.963</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 37.678%; route: 6.639, 58.297%; tC2Q: 0.458, 4.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.611</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1983_s1/I2</td>
</tr>
<tr>
<td>9.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1983_s1/F</td>
</tr>
<tr>
<td>10.819</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1986_s0/I1</td>
</tr>
<tr>
<td>11.621</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1986_s0/F</td>
</tr>
<tr>
<td>11.957</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 34.832%; route: 6.960, 61.141%; tC2Q: 0.458, 4.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.559</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1985_s0/I2</td>
</tr>
<tr>
<td>11.620</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C19[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1985_s0/F</td>
</tr>
<tr>
<td>11.956</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 37.700%; route: 6.632, 58.273%; tC2Q: 0.458, 4.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.593</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1976_s0/I2</td>
</tr>
<tr>
<td>11.619</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1976_s0/F</td>
</tr>
<tr>
<td>11.955</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 37.394%; route: 6.667, 58.579%; tC2Q: 0.458, 4.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.570</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1963_s0/I2</td>
</tr>
<tr>
<td>11.596</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1963_s0/F</td>
</tr>
<tr>
<td>11.932</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 37.471%; route: 6.644, 58.494%; tC2Q: 0.458, 4.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s2/I1</td>
</tr>
<tr>
<td>3.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C24[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s2/F</td>
</tr>
<tr>
<td>5.882</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1926_s0/I3</td>
</tr>
<tr>
<td>6.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1926_s0/F</td>
</tr>
<tr>
<td>8.591</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n2529_s6/I0</td>
</tr>
<tr>
<td>9.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R20C21[1][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n2529_s6/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_init/n1988_s0/I2</td>
</tr>
<tr>
<td>11.591</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_init/n1988_s0/F</td>
</tr>
<tr>
<td>11.928</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1/CLK</td>
</tr>
<tr>
<td>13.864</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 37.486%; route: 6.639, 58.477%; tC2Q: 0.458, 4.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/htd_out_crc_flag_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>hspi_sender_inst/htd_out_crc_flag_s2/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>100</td>
<td>R12C37[2][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/htd_out_crc_flag_s2/Q</td>
</tr>
<tr>
<td>3.387</td>
<td>2.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_c_12_s3/I0</td>
</tr>
<tr>
<td>4.486</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">hspi_sender_inst/u_crc32_32b/lfsr_c_12_s3/F</td>
</tr>
<tr>
<td>5.644</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_c_7_s10/I3</td>
</tr>
<tr>
<td>6.466</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">hspi_sender_inst/u_crc32_32b/lfsr_c_7_s10/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_c_7_s4/I3</td>
</tr>
<tr>
<td>8.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">hspi_sender_inst/u_crc32_32b/lfsr_c_7_s4/F</td>
</tr>
<tr>
<td>10.424</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_c_19_s0/I3</td>
</tr>
<tr>
<td>11.523</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">hspi_sender_inst/u_crc32_32b/lfsr_c_19_s0/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.663</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/CLK</td>
</tr>
<tr>
<td>13.507</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 37.010%; route: 6.438, 58.804%; tC2Q: 0.458, 4.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.124, 77.130%; tC2Q: 0.333, 22.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.386, 80.613%; tC2Q: 0.333, 19.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.249</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.401, 80.785%; tC2Q: 0.333, 19.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.250</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 80.795%; tC2Q: 0.333, 19.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.250</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 80.795%; tC2Q: 0.333, 19.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.255</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 80.847%; tC2Q: 0.333, 19.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.258</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 80.878%; tC2Q: 0.333, 19.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.258</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 80.878%; tC2Q: 0.333, 19.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 80.888%; tC2Q: 0.333, 19.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 80.888%; tC2Q: 0.333, 19.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.262</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 80.919%; tC2Q: 0.333, 19.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.485</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL6[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.637, 83.079%; tC2Q: 0.333, 16.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 83.352%; tC2Q: 0.333, 16.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 83.352%; tC2Q: 0.333, 16.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 83.691%; tC2Q: 0.333, 16.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>psram_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.574</td>
<td>1.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.723</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.753</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 83.813%; tC2Q: 0.333, 16.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.865</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.832</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/wfull_val1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 32.102%; route: 1.240, 53.515%; tC2Q: 0.333, 14.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.865</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.832</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/wfull_val1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 32.102%; route: 1.240, 53.515%; tC2Q: 0.333, 14.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/I2</td>
</tr>
<tr>
<td>2.907</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/F</td>
</tr>
<tr>
<td>2.915</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s0/I0</td>
</tr>
<tr>
<td>3.471</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s0/F</td>
</tr>
<tr>
<td>3.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 69.573%; route: 0.566, 19.153%; tC2Q: 0.333, 11.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>fifo_hs_input_inst/fifo_inst/n25_s1/I2</td>
</tr>
<tr>
<td>2.920</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/n25_s1/F</td>
</tr>
<tr>
<td>3.497</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_num_next_0_s3/I0</td>
</tr>
<tr>
<td>3.869</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wbin_num_next_0_s3/F</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.886, 56.234%; route: 1.135, 33.827%; tC2Q: 0.333, 9.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/I2</td>
</tr>
<tr>
<td>2.907</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_num_next_3_s3/I0</td>
</tr>
<tr>
<td>3.890</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wbin_num_next_3_s3/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.227, 65.971%; route: 0.815, 24.154%; tC2Q: 0.333, 9.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/I2</td>
</tr>
<tr>
<td>2.907</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_2_s0/I0</td>
</tr>
<tr>
<td>3.890</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_2_s0/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.227, 65.971%; route: 0.815, 24.154%; tC2Q: 0.333, 9.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/I2</td>
</tr>
<tr>
<td>2.907</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R22C34[3][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_1_s3/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wgraynext_3_s0/I0</td>
</tr>
<tr>
<td>3.890</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Big.wgraynext_3_s0/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.227, 65.971%; route: 0.815, 24.154%; tC2Q: 0.333, 9.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.145</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s8/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/Full_s8/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[3][B]</td>
<td>fifo_hs_input_inst/fifo_inst/n25_s1/I2</td>
</tr>
<tr>
<td>2.920</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C34[3][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/n25_s1/F</td>
</tr>
<tr>
<td>3.990</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>3.588</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.514, 43.558%; route: 1.628, 46.851%; tC2Q: 0.333, 9.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/htvld_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>hspi_sender_inst/htvld_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">hspi_sender_inst/htvld_s2/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>7.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>10.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.667</td>
<td>1.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.055</td>
<td>4.388</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.418</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>6.388</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>6.343</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>7.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>10.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.667</td>
<td>1.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.055</td>
<td>4.388</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.418</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>6.388</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>6.343</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>7.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>10.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.667</td>
<td>1.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.055</td>
<td>4.388</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.303</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.418</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>6.388</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>6.343</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL27[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>24.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>26.874</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[1][A]</td>
<td>psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>27.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>511</td>
<td>R20C2[1][A]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>30.704</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.667</td>
<td>26.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.997</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>27.211</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>27.166</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>psram_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 16.565%; route: 4.740, 76.078%; tC2Q: 0.458, 7.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.454</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>fifo_hs_input_inst/fifo_inst/n831_s1/I1</td>
</tr>
<tr>
<td>2.839</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/n831_s1/F</td>
</tr>
<tr>
<td>3.078</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td>3.588</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.142, 44.559%; route: 1.088, 42.435%; tC2Q: 0.333, 13.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.588</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.117</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s3/I3</td>
</tr>
<tr>
<td>1.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>1.493</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val_s0/I2</td>
</tr>
<tr>
<td>1.878</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.454</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>fifo_hs_input_inst/fifo_inst/n831_s1/I1</td>
</tr>
<tr>
<td>2.839</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">fifo_hs_input_inst/fifo_inst/n831_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">fifo_hs_input_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB29[B]</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>3.576</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>3.588</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.142, 40.401%; route: 1.351, 47.806%; tC2Q: 0.333, 11.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR9[A]</td>
<td>clk_50m_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[2][B]</td>
<td>psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C8[2][B]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>4.547</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>psram_inst/u_psram_top/n492_s1/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" background: #97FFFF;">psram_inst/u_psram_top/n492_s1/F</td>
</tr>
<tr>
<td>5.507</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">psram_inst/u_psram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.426</td>
<td>4.426</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R19C0</td>
<td>psram_inst/u_psram_top/u_dqce_clk_x2/CLKOUT</td>
</tr>
<tr>
<td>4.924</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>4.954</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td>4.966</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.613</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 16.943%; route: 1.490, 67.874%; tC2Q: 0.333, 15.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.364</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_31_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_31_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.740%; tC2Q: 0.333, 39.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_6_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.525, 61.165%; tC2Q: 0.333, 38.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.408</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_16_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_16_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 62.668%; tC2Q: 0.333, 37.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.430</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_25_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_25_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.591%; tC2Q: 0.333, 36.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_24_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.587, 63.797%; tC2Q: 0.333, 36.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.437</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_22_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_22_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.589, 63.854%; tC2Q: 0.333, 36.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.624</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.776, 69.961%; tC2Q: 0.333, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wq2_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 70.062%; tC2Q: 0.333, 29.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_7_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.111%; tC2Q: 0.333, 29.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_11_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_11_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.111%; tC2Q: 0.333, 29.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_0_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 70.211%; tC2Q: 0.333, 29.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hspi_sender_inst/crc_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>hspi_sender_inst/crc_rst_s2/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/crc_rst_s2/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">hspi_sender_inst/u_crc32_32b/lfsr_q_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_6_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>hspi_sender_inst/u_crc32_32b/lfsr_q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.786, 70.211%; tC2Q: 0.333, 29.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.293%; tC2Q: 0.333, 29.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_5_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.rcount_w_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.293%; tC2Q: 0.333, 29.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.293%; tC2Q: 0.333, 29.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.293%; tC2Q: 0.333, 29.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_storage_controller_inst/output_fifo_reset_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>data_storage_controller_inst/output_fifo_reset_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">data_storage_controller_inst/output_fifo_reset_s1/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">fifo_hs_output_inst/fifo_inst/Small.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>900</td>
<td>LEFTSIDE[0]</td>
<td>psram_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>fifo_hs_output_inst/fifo_inst/Small.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.293%; tC2Q: 0.333, 29.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wbin_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ddr_clk_ibuf/I</td>
</tr>
<tr>
<td>8.807</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>ddr_clk_ibuf/O</td>
</tr>
<tr>
<td>9.253</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_hs_input_inst/fifo_inst/Big.wptr_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>900</td>
<td>htclk_d</td>
<td>0.723</td>
<td>0.661</td>
</tr>
<tr>
<td>511</td>
<td>psram_inst/u_psram_top/ddr_rsti</td>
<td>-4.361</td>
<td>2.797</td>
</tr>
<tr>
<td>169</td>
<td>init_done</td>
<td>2.890</td>
<td>5.218</td>
</tr>
<tr>
<td>100</td>
<td>hspi_sender_inst/htd_out_crc_flag</td>
<td>1.985</td>
<td>3.470</td>
</tr>
<tr>
<td>66</td>
<td>data_storage_controller_inst/n596_12</td>
<td>4.629</td>
<td>1.450</td>
</tr>
<tr>
<td>66</td>
<td>data_storage_controller_inst/n725_3</td>
<td>6.228</td>
<td>2.651</td>
</tr>
<tr>
<td>65</td>
<td>psram_inst/u_psram_top/rd_data_valid_d1[0]</td>
<td>8.730</td>
<td>2.646</td>
</tr>
<tr>
<td>65</td>
<td>psram_inst/u_psram_top/rd_data_valid_d1_0[1]</td>
<td>8.716</td>
<td>2.660</td>
</tr>
<tr>
<td>64</td>
<td>psram_inst/u_psram_top/u_psram_wd/wr_dq_29_4</td>
<td>2.421</td>
<td>3.166</td>
</tr>
<tr>
<td>64</td>
<td>data_storage_controller_inst/input_fifo_to_psram_write</td>
<td>3.808</td>
<td>3.655</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C30</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr_clk -period 13.333 -waveform {0 6.667} [get_ports {ddr_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50m -period 20 -waveform {0 10} [get_ports {clk_50m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
