INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:456]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:458]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/计组实验/Verilog/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
