<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CacheP.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CacheP.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Cache Handling routines for the RTOS Porting Interface.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a311c849999638129076f28929b1d68d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cache_p_8h.html#a311c849999638129076f28929b1d68d6">CacheP_wb</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:a311c849999638129076f28929b1d68d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back cache lines.  <a href="#a311c849999638129076f28929b1d68d6">More...</a><br /></td></tr>
<tr class="separator:a311c849999638129076f28929b1d68d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae537a5631284b57764122c90d775e815"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cache_p_8h.html#ae537a5631284b57764122c90d775e815">CacheP_Inv</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:ae537a5631284b57764122c90d775e815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to invalidate cache lines.  <a href="#ae537a5631284b57764122c90d775e815">More...</a><br /></td></tr>
<tr class="separator:ae537a5631284b57764122c90d775e815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061cc7523aa9f6c4ad4580b54e94ff24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cache_p_8h.html#a061cc7523aa9f6c4ad4580b54e94ff24">CacheP_wbInv</a> (const void *addr, int32_t size)</td></tr>
<tr class="memdesc:a061cc7523aa9f6c4ad4580b54e94ff24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to write back and invalidate cache lines.  <a href="#a061cc7523aa9f6c4ad4580b54e94ff24">More...</a><br /></td></tr>
<tr class="separator:a061cc7523aa9f6c4ad4580b54e94ff24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Cache Handling routines for the RTOS Porting Interface. </p>
<p>============================================================================</p>
<hr/>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ae537a5631284b57764122c90d775e815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_Inv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a311c849999638129076f28929b1d68d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wb </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a061cc7523aa9f6c4ad4580b54e94ff24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CacheP_wbInv </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to write back and invalidate cache lines. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td>Start address of the cache line/s</td></tr>
    <tr><td class="paramname">size</td><td>size (in bytes) of the memory to be written back and invalidate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2017, Texas Instruments Incorporated</small>
</body>
</html>
