Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui
Assigned Driver generic 1.00.a for instance hdmi_in_0
hdmi_in_0 has been added to the project
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
hdmi_out_0 has been added to the project
ERROR:EDK:4125 - IPNAME: hdmi_out, INSTANCE: hdmi_out_0, PARAMETER: FRAME_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pll_module_0 has been added to the project
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral hdmi_in_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
Generated Addresses Successfully
Make instance hdmi_out_0 port TMDSB external with net as port name
Instance hdmi_out_0 port TMDSB connector undefined, using hdmi_out_0_TMDSB
Make instance hdmi_in_0 port TMDS external with net as port name
Instance hdmi_in_0 port TMDS connector undefined, using hdmi_in_0_TMDS
Make instance hdmi_in_0 port TMDSB external with net as port name
Instance hdmi_in_0 port TMDSB connector undefined, using hdmi_in_0_TMDSB
Make instance hdmi_out_0 port TMDS external with net as port name
Instance hdmi_out_0 port TMDS connector undefined, using hdmi_out_0_TMDS

********************************************************************************
At Local date and time: Fri Oct 28 14:57:29 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 259 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 112 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 199 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 47 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 94 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 103 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 119 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 133 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 199 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 224 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 236 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 249 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 259 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 270 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 284 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 47 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 80 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper/i
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 87 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper/d
lmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 147 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. mcb_ddr2_wrapper.ngc
../mcb_ddr2_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er/mcb_ddr2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 199 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 249 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 259 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 440.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation 

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 30 secs 
Total CPU  time at the beginning of Placer: 4 mins 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:71f98c10) REAL time: 4 mins 33 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:71f98c10) REAL time: 4 mins 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:185733d0) REAL time: 4 mins 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:404d28d1) REAL time: 5 mins 13 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:404d28d1) REAL time: 5 mins 13 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:404d28d1) REAL time: 5 mins 13 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:404d28d1) REAL time: 5 mins 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:404d28d1) REAL time: 5 mins 14 secs 

Phase 9.8  Global Placement
........................................

.....................................................................
................................................................................................
................................................................................................
.................
Phase 9.8  Global Placement (Checksum:c14de680) REAL time: 7 mins 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c14de680) REAL time: 7 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c51aad5e) REAL time: 7 mins 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c51aad5e) REAL time: 7 mins 48 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5d593fb9) REAL time: 7 mins 49 secs 

Total REAL time to Placer completion: 8 mins 
Total CPU  time to Placer completion: 7 mins 58 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 5,823 out of  54,576   10
    Number used as Flip Flops:               5,816
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,252 out of  27,288   22
    Number used as logic:                    5,377 out of  27,288   19
      Number using O6 output only:           4,080
      Number using O5 output only:             184
      Number using O5 and O6:                1,113
      Number used as ROM:                        0
    Number used as Memory:                     727 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           131
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 90
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    129
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,599 out of   6,822   38
  Number of LUT Flip Flop pairs used:        7,659
    Number with an unused Flip Flop:         2,387 out of   7,659   31
    Number with an unused LUT:               1,407 out of   7,659   18
    Number of fully used LUT-FF pairs:       3,865 out of   7,659   50
    Number of unique control sets:             477
    Number of slice register sites lost
      to control set restrictions:           1,849 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     218   33
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  632 MB
Total REAL time to MAP completion:  8 mins 9 secs 
Total CPU time to MAP completion:   8 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,823 out of  54,576   10
    Number used as Flip Flops:               5,816
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,252 out of  27,288   22
    Number used as logic:                    5,377 out of  27,288   19
      Number using O6 output only:           4,080
      Number using O5 output only:             184
      Number using O5 and O6:                1,113
      Number used as ROM:                        0
    Number used as Memory:                     727 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           131
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 90
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    129
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,599 out of   6,822   38
  Number of LUT Flip Flop pairs used:        7,659
    Number with an unused Flip Flop:         2,387 out of   7,659   31
    Number with an unused LUT:               1,407 out of   7,659   18
    Number of fully used LUT-FF pairs:       3,865 out of   7,659   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     218   33
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 41613 unrouted;      REAL time: 18 secs 

Phase  2  : 34685 unrouted;      REAL time: 21 secs 

Phase  3  : 13166 unrouted;      REAL time: 41 secs 

Phase  4  : 13166 unrouted; (Setup:0, Hold:43298, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42109, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42109, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42109, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42109, Component Switching Limit:0)     REAL time: 1 mins 9 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3943
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3730
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3725
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3708
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3702
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3571
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3521
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3518
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><3>:A5
-3418
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3366
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3235


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 
Total REAL time to Router completion: 1 mins 12 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1895 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.363     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   73 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.057     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   76 |  0.056     |  1.767      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  212 |  0.060     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  3.731     |  6.108      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.524ns|    12.809ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.194ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.367ns|     5.299ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.380ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.535ns|     8.798ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.359ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.362ns|     5.971ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     1.354ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.016ns|     5.317ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.539ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.753ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.607ns|            0|            0|            0|       509813|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.809ns|     10.598ns|            0|            0|       505206|         4607|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.798ns|      5.971ns|            0|            0|         4338|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.317ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.971ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.299ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 19 secs 
Total CPU time to PAR completion: 1 mins 13 secs 

Peak Memory Usage:  576 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 509814 paths, 0 nets, and 30784 connections

Design statistics:
   Minimum period:  12.809ns (Maximum frequency:  78.070MHz)
   Maximum path delay from/to any node:   5.971ns


Analysis completed Fri Oct 28 15:16:29 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Fri Oct 28 15:16:39 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Oct 28 15:17:05 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Assigned Driver iic 2.03.a for instance xps_iic_0
xps_iic_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_iic_0 port Gpo external with net as port name
Instance xps_iic_0 port Gpo connector undefined, using xps_iic_0_Gpo
Make instance xps_iic_0 port Scl external with net as port name
Instance xps_iic_0 port Scl connector undefined, using xps_iic_0_Scl
Make instance xps_iic_0 port Sda external with net as port name
Instance xps_iic_0 port Sda connector undefined, using xps_iic_0_Sda
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_iic (xps_iic_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 291 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Oct 28 17:07:57 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in Push_Buttons_5Bits's synthesis log file
Did not find timing summary in Push_Buttons_5Bits's synthesis log file
Did not find device sumary in MCB_DDR2's synthesis log file
Did not find timing summary in MCB_DDR2's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in hdmi_in_0's synthesis log file
Did not find timing summary in hdmi_in_0's synthesis log file
Did not find device sumary in hdmi_out_0's synthesis log file
Did not find timing summary in hdmi_out_0's synthesis log file
Did not find device sumary in pll_module_0's synthesis log file
Did not find timing summary in pll_module_0's synthesis log file
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\synthesis\xps_iic_0_wrapper_xs
t.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_iic_0
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 262 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 50 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 83 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 106 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 115 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 122 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 136 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 150 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 227 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 239 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 262 - Copying
cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 273 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 287 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 115 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 202 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs
line 76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 202 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 252 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 262 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 273 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 307 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 202 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 252 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 262 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 183.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

ERROR:ConstraintSystem:59 - Constraint <NET "xps_iic_0_Gpo_pin" LOC = "M13";>
   [system.ucf(41)]: NET "xps_iic_0_Gpo_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "xps_iic_0_Gpo_pin" LOC = "M13";> [system.ucf(41)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  32

Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   39 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Oct 28 17:16:28 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in Push_Buttons_5Bits's synthesis log file
Did not find timing summary in Push_Buttons_5Bits's synthesis log file
Did not find device sumary in MCB_DDR2's synthesis log file
Did not find timing summary in MCB_DDR2's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in hdmi_in_0's synthesis log file
Did not find timing summary in hdmi_in_0's synthesis log file
Did not find device sumary in hdmi_out_0's synthesis log file
Did not find timing summary in hdmi_out_0's synthesis log file
Did not find device sumary in pll_module_0's synthesis log file
Did not find timing summary in pll_module_0's synthesis log file
Did not find device sumary in xps_iic_0's synthesis log file
Did not find timing summary in xps_iic_0's synthesis log file
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 306 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 85.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 31 secs 
Total CPU  time at the beginning of Placer: 4 mins 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3210a08f) REAL time: 4 mins 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3210a08f) REAL time: 4 mins 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:81149f) REAL time: 4 mins 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:6867dc1e) REAL time: 5 mins 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6867dc1e) REAL time: 5 mins 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6867dc1e) REAL time: 5 mins 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6867dc1e) REAL time: 5 mins 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6867dc1e) REAL time: 5 mins 18 secs 

Phase 9.8  Global Placement
.....................................
..................................
..........................................
..........................................................
....................
Phase 9.8  Global Placement (Checksum:92763d51) REAL time: 7 mins 46 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:92763d51) REAL time: 7 mins 47 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:67759201) REAL time: 8 mins 9 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:67759201) REAL time: 8 mins 9 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:668d05ef) REAL time: 8 mins 10 secs 

Total REAL time to Placer completion: 8 mins 22 secs 
Total CPU  time to Placer completion: 8 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,623 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,311
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    158
      Number with same-slice register load:    136
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,744 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,078
    Number with an unused Flip Flop:         2,454 out of   8,078   30
    Number with an unused LUT:               1,455 out of   8,078   18
    Number of fully used LUT-FF pairs:       4,169 out of   8,078   51
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,974 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  646 MB
Total REAL time to MAP completion:  8 mins 31 secs 
Total CPU time to MAP completion:   8 mins 28 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,623 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,311
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    158
      Number with same-slice register load:    136
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,744 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,078
    Number with an unused Flip Flop:         2,454 out of   8,078   30
    Number with an unused LUT:               1,455 out of   8,078   18
    Number of fully used LUT-FF pairs:       4,169 out of   8,078   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43999 unrouted;      REAL time: 19 secs 

Phase  2  : 36726 unrouted;      REAL time: 22 secs 

Phase  3  : 14545 unrouted;      REAL time: 41 secs 

Phase  4  : 14548 unrouted; (Setup:0, Hold:38862, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:38909, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:38909, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:38909, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:38909, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3939
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3794
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3789
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3704
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3522
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3497
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3402
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><4>:AX
-3348
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3304
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3262
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -2224

PINBOUNCE(12701,-109208) 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 15 secs 
Total REAL time to Router completion: 1 mins 15 secs 
Total CPU time to Router completion: 1 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2045 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   81 |  0.059     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.058     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  217 |  0.041     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   74 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   25 |  0.363     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  3.664     |  6.294      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.930ns|    12.403ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.197ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.674ns|     4.992ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.314ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     3.070ns|    10.263ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.320ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.805ns|     5.528ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     1.102ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.193ns|     5.140ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.473ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.643ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       519847|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.403ns|     10.263ns|            0|            0|       515240|         4607|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|     10.263ns|      5.528ns|            0|            0|         4338|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.140ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.528ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.992ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 22 secs 
Total CPU time to PAR completion: 1 mins 17 secs 

Peak Memory Usage:  581 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519848 paths, 0 nets, and 32968 connections

Design statistics:
   Minimum period:  12.403ns (Maximum frequency:  80.626MHz)
   Maximum path delay from/to any node:   5.528ns


Analysis completed Fri Oct 28 17:30:09 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 18 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Fri Oct 28 17:30:19 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Oct 28 17:30:47 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 31 14:08:12 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in Push_Buttons_5Bits's synthesis log file
Did not find timing summary in Push_Buttons_5Bits's synthesis log file
Did not find device sumary in MCB_DDR2's synthesis log file
Did not find timing summary in MCB_DDR2's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in hdmi_in_0's synthesis log file
Did not find timing summary in hdmi_in_0's synthesis log file
Did not find device sumary in hdmi_out_0's synthesis log file
Did not find timing summary in hdmi_out_0's synthesis log file
Did not find device sumary in pll_module_0's synthesis log file
Did not find timing summary in pll_module_0's synthesis log file
Did not find device sumary in xps_iic_0's synthesis log file
Did not find timing summary in xps_iic_0's synthesis log file
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 306 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 96.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 46 secs 
Total CPU  time at the beginning of Placer: 4 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e158e9f9) REAL time: 4 mins 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e158e9f9) REAL time: 4 mins 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6b11fa69) REAL time: 4 mins 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:1efc72c) REAL time: 5 mins 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1efc72c) REAL time: 5 mins 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:1efc72c) REAL time: 5 mins 37 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:1efc72c) REAL time: 5 mins 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1efc72c) REAL time: 5 mins 37 secs 

Phase 9.8  Global Placement
......................................
.................................................
................................................................................
..................................................................................
.............
Phase 9.8  Global Placement (Checksum:ad69657c) REAL time: 8 mins 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ad69657c) REAL time: 8 mins 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:19ac13f0) REAL time: 8 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:19ac13f0) REAL time: 8 mins 35 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:94eefedd) REAL time: 8 mins 36 secs 

Total REAL time to Placer completion: 8 mins 49 secs 
Total CPU  time to Placer completion: 8 mins 30 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,630 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             185
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    165
      Number with same-slice register load:    143
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,744 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,113
    Number with an unused Flip Flop:         2,488 out of   8,113   30
    Number with an unused LUT:               1,483 out of   8,113   18
    Number of fully used LUT-FF pairs:       4,142 out of   8,113   51
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,974 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  649 MB
Total REAL time to MAP completion:  8 mins 59 secs 
Total CPU time to MAP completion:   8 mins 39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,630 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             185
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    165
      Number with same-slice register load:    143
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,744 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,113
    Number with an unused Flip Flop:         2,488 out of   8,113   30
    Number with an unused LUT:               1,483 out of   8,113   18
    Number of fully used LUT-FF pairs:       4,142 out of   8,113   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43992 unrouted;      REAL time: 20 secs 

Phase  2  : 36741 unrouted;      REAL time: 23 secs 

Phase  3  : 14425 unrouted;      REAL time: 49 secs 

Phase  4  : 14425 unrouted; (Setup:0, Hold:41373, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:41393, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:41393, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:41393, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:41393, Component Switching Limit:0)     REAL time: 1 mins 23 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -4115
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3979
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3957
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3856
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3781
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3641
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:A5
-3605
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3578
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3532
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3433
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3418

PINBOUNCE(-53693,-112584) PINBOUNCE(-53693,-112640) 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 27 secs 
Total REAL time to Router completion: 1 mins 27 secs 
Total CPU time to Router completion: 1 mins 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2040 |  0.667     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   62 |  0.060     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  218 |  0.060     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   79 |  0.056     |  1.767      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   78 |  0.185     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.363     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  3.397     |  5.487      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.585ns|    12.748ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.191ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.125ns|     5.541ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.318ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.251ns|     9.082ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.215ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.031ns|     6.302ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.938ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     7.338ns|     5.995ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.472ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.333ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       519848|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.748ns|     11.082ns|            0|            0|       515240|         4608|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      9.082ns|      6.302ns|            0|            0|         4339|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.995ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.302ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.541ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 35 secs 
Total CPU time to PAR completion: 1 mins 26 secs 

Peak Memory Usage:  583 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519849 paths, 0 nets, and 32963 connections

Design statistics:
   Minimum period:  12.748ns (Maximum frequency:  78.444MHz)
   Maximum path delay from/to any node:   6.302ns


Analysis completed Mon Oct 31 14:23:05 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Mon Oct 31 14:23:17 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 31 14:25:10 2011
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 31 14:25:12 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 31 19:48:09 2011
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 45 secs 
Total CPU  time at the beginning of Placer: 4 mins 35 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:91420319) REAL time: 4 mins 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:91420319) REAL time: 4 mins 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1afb1389) REAL time: 4 mins 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b1d8e04c) REAL time: 5 mins 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b1d8e04c) REAL time: 5 mins 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 35 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 35 secs 

Phase 9.8  Global Placement
......................................
..................................................
........................................................................
.....................................................................................................................................................................
....................
Phase 9.8  Global Placement (Checksum:2ad92914) REAL time: 8 mins 21 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2ad92914) REAL time: 8 mins 21 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:efd6dbf5) REAL time: 8 mins 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:efd6dbf5) REAL time: 8 mins 48 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:612787fa) REAL time: 8 mins 49 secs 

Total REAL time to Placer completion: 9 mins 3 secs 
Total CPU  time to Placer completion: 8 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,700 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,311
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    235
      Number with same-slice register load:    213
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,609 out of   6,822   38
  Number of LUT Flip Flop pairs used:        7,917
    Number with an unused Flip Flop:         2,389 out of   7,917   30
    Number with an unused LUT:               1,217 out of   7,917   15
    Number of fully used LUT-FF pairs:       4,311 out of   7,917   54
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,974 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  648 MB
Total REAL time to MAP completion:  9 mins 13 secs 
Total CPU time to MAP completion:   8 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,700 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,311
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    235
      Number with same-slice register load:    213
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,609 out of   6,822   38
  Number of LUT Flip Flop pairs used:        7,917
    Number with an unused Flip Flop:         2,389 out of   7,917   30
    Number with an unused LUT:               1,217 out of   7,917   15
    Number of fully used LUT-FF pairs:       4,311 out of   7,917   54
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43894 unrouted;      REAL time: 20 secs 

Phase  2  : 36655 unrouted;      REAL time: 23 secs 

Phase  3  : 14503 unrouted;      REAL time: 43 secs 

Phase  4  : 14503 unrouted; (Setup:0, Hold:40483, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:40212, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:40212, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:40212, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:40212, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3996
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3876
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3786
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3652
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3641
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3594
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3532
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3420
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3411
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3393
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><4>:AX
-3201

PINBOUNCE(-4565,-40936) 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 
Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1997 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   58 |  0.061     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  210 |  0.060     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   79 |  0.055     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   71 |  0.176     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.368     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.902     |  7.444      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.585ns|    12.748ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.212ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.289ns|     5.377ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.341ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     3.612ns|     9.721ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.305ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.224ns|     6.109ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     1.009ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.222ns|     5.111ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.416ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.393ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       519848|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.748ns|     10.754ns|            0|            0|       515240|         4608|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      9.721ns|      6.109ns|            0|            0|         4339|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      5.111ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.109ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      5.377ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 25 secs 
Total CPU time to PAR completion: 1 mins 17 secs 

Peak Memory Usage:  573 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519849 paths, 0 nets, and 32863 connections

Design statistics:
   Minimum period:  12.748ns (Maximum frequency:  78.444MHz)
   Maximum path delay from/to any node:   6.109ns


Analysis completed Mon Oct 31 20:00:16 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Mon Oct 31 20:00:27 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 31 20:00:59 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui

********************************************************************************
At Local date and time: Tue Nov 01 12:27:30 2011
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 306 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 109.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 47 secs 
Total CPU  time at the beginning of Placer: 4 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:91420319) REAL time: 4 mins 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:91420319) REAL time: 4 mins 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1afb1389) REAL time: 4 mins 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b1d8e04c) REAL time: 5 mins 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 37 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b1d8e04c) REAL time: 5 mins 37 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 37 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 37 secs 

Phase 9.8  Global Placement
......................................
...............................................
.................................................................................................................
..................................................................................................................................................
..............
Phase 9.8  Global Placement (Checksum:2472a055) REAL time: 8 mins 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2472a055) REAL time: 8 mins 23 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2e280955) REAL time: 8 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2e280955) REAL time: 8 mins 50 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:628f30f4) REAL time: 8 mins 50 secs 

Total REAL time to Placer completion: 9 mins 2 secs 
Total CPU  time to Placer completion: 8 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,729 out of  27,288   24
    Number used as logic:                    5,725 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    265
      Number with same-slice register load:    243
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,584 out of   6,822   37
  Number of LUT Flip Flop pairs used:        7,832
    Number with an unused Flip Flop:         2,322 out of   7,832   29
    Number with an unused LUT:               1,103 out of   7,832   14
    Number of fully used LUT-FF pairs:       4,407 out of   7,832   56
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,974 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  649 MB
Total REAL time to MAP completion:  9 mins 12 secs 
Total CPU time to MAP completion:   8 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,729 out of  27,288   24
    Number used as logic:                    5,725 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             184
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    265
      Number with same-slice register load:    243
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,584 out of   6,822   37
  Number of LUT Flip Flop pairs used:        7,832
    Number with an unused Flip Flop:         2,322 out of   7,832   29
    Number with an unused LUT:               1,103 out of   7,832   14
    Number of fully used LUT-FF pairs:       4,407 out of   7,832   56
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43875 unrouted;      REAL time: 20 secs 

Phase  2  : 36662 unrouted;      REAL time: 23 secs 

Phase  3  : 14482 unrouted;      REAL time: 41 secs 

Phase  4  : 14482 unrouted; (Setup:0, Hold:43196, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43080, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43080, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43080, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43080, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -4058
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3876
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3833
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3832
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3770
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3688
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:D5
-3661
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3633
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3570
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3554
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3171


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 15 secs 
Total REAL time to Router completion: 1 mins 15 secs 
Total CPU time to Router completion: 1 mins 11 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 1987 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   56 |  0.061     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  203 |  0.057     |  1.766      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   80 |  0.057     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   72 |  0.173     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.366     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.710     |  7.252      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.787ns|    12.546ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.198ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.767ns|     4.899ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.243ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.340ns|     8.993ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.311ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.731ns|     5.602ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.946ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.412ns|     4.921ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.525ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     4.917ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       519848|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.546ns|      9.798ns|            0|            0|       515240|         4608|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.993ns|      5.602ns|            0|            0|         4339|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      4.921ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.602ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.899ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 21 secs 
Total CPU time to PAR completion: 1 mins 14 secs 

Peak Memory Usage:  572 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519849 paths, 0 nets, and 32855 connections

Design statistics:
   Minimum period:  12.546ns (Maximum frequency:  79.707MHz)
   Maximum path delay from/to any node:   5.602ns


Analysis completed Tue Nov 01 12:41:56 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Nov 01 12:42:07 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 01 12:42:37 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui

********************************************************************************
At Local date and time: Tue Nov 01 13:02:56 2011
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 286 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 306 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 99.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 43 secs 
Total CPU  time at the beginning of Placer: 4 mins 34 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:91420319) REAL time: 4 mins 46 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:91420319) REAL time: 4 mins 48 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1afb1389) REAL time: 4 mins 48 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:b1d8e04c) REAL time: 5 mins 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 32 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b1d8e04c) REAL time: 5 mins 32 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 32 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b1d8e04c) REAL time: 5 mins 32 secs 

Phase 9.8  Global Placement
...................................
..................................................................
..................................................
................................................................................................
............
Phase 9.8  Global Placement (Checksum:3e5113d5) REAL time: 8 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3e5113d5) REAL time: 8 mins 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e8d05e5b) REAL time: 8 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e8d05e5b) REAL time: 8 mins 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9874cac8) REAL time: 8 mins 36 secs 

Total REAL time to Placer completion: 8 mins 49 secs 
Total CPU  time to Placer completion: 8 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,648 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             185
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    183
      Number with same-slice register load:    161
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,748 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,076
    Number with an unused Flip Flop:         2,477 out of   8,076   30
    Number with an unused LUT:               1,428 out of   8,076   17
    Number of fully used LUT-FF pairs:       4,171 out of   8,076   51
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,974 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  648 MB
Total REAL time to MAP completion:  8 mins 59 secs 
Total CPU time to MAP completion:   8 mins 42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,206 out of  54,576   11
    Number used as Flip Flops:               6,199
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,648 out of  27,288   24
    Number used as logic:                    5,726 out of  27,288   20
      Number using O6 output only:           4,310
      Number using O5 output only:             185
      Number using O5 and O6:                1,231
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    183
      Number with same-slice register load:    161
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,748 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,076
    Number with an unused Flip Flop:         2,477 out of   8,076   30
    Number with an unused LUT:               1,428 out of   8,076   17
    Number of fully used LUT-FF pairs:       4,171 out of   8,076   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43998 unrouted;      REAL time: 19 secs 

Phase  2  : 36722 unrouted;      REAL time: 23 secs 

Phase  3  : 14315 unrouted;      REAL time: 43 secs 

Phase  4  : 14316 unrouted; (Setup:0, Hold:38626, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:38146, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:38146, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:38146, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:38146, Component Switching Limit:0)     REAL time: 1 mins 16 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3629
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3574
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:DQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3567
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3557
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3548
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3533
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3413
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3357
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3327
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<1><3>:A5
-3164
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3157


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 20 secs 
Total REAL time to Router completion: 1 mins 20 secs 
Total CPU time to Router completion: 1 mins 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2040 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   59 |  0.059     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  211 |  0.062     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   81 |  0.057     |  1.769      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   76 |  0.183     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.366     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.848     |  7.382      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.602ns|    12.731ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.217ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.790ns|     4.876ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.317ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     4.587ns|     8.746ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.345ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.818ns|     5.515ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.931ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     8.830ns|     4.503ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.438ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     2.881ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       519848|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.731ns|      9.752ns|            0|            0|       515240|         4608|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.746ns|      5.515ns|            0|            0|         4339|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      4.503ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      5.515ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.876ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 27 secs 
Total CPU time to PAR completion: 1 mins 20 secs 

Peak Memory Usage:  585 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519849 paths, 0 nets, and 32958 connections

Design statistics:
   Minimum period:  12.731ns (Maximum frequency:  78.548MHz)
   Maximum path delay from/to any node:   5.515ns


Analysis completed Tue Nov 01 13:17:03 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 20 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Nov 01 13:17:13 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 01 13:17:43 2011
 xsdk.exe -hwspec C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui
ERROR:EDK:4125 - IPNAME: hdmi_out, INSTANCE: hdmi_out_0, PARAMETER: LINE_STRIDE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 

********************************************************************************
At Local date and time: Tue Nov 01 19:30:48 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
ERROR:EDK:4174 - PARAMETER: LINE_STRIDE - Value of parameter of type
   std_logic_vector must start with prefix 0x or 0b -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 277 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Error 64
Done!

********************************************************************************
At Local date and time: Tue Nov 01 19:32:57 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in Push_Buttons_5Bits's synthesis log file
Did not find timing summary in Push_Buttons_5Bits's synthesis log file
Did not find device sumary in MCB_DDR2's synthesis log file
Did not find timing summary in MCB_DDR2's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in xps_intc_0's synthesis log file
Did not find timing summary in xps_intc_0's synthesis log file
Did not find device sumary in hdmi_in_0's synthesis log file
Did not find timing summary in hdmi_in_0's synthesis log file
Did not find device sumary in hdmi_out_0's synthesis log file
Did not find timing summary in hdmi_out_0's synthesis log file
Did not find device sumary in pll_module_0's synthesis log file
Did not find timing summary in pll_module_0's synthesis log file
Did not find device sumary in xps_iic_0's synthesis log file
Did not find timing summary in xps_iic_0's synthesis log file
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 287 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 307 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:32 - "C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" Line 87: <vfbc_cmd3> is already declared in this region.
ERROR:HDLCompiler:854 - "C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" Line 58: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\synthesis\hdmi_out_0_wrappe
   r_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Nov 01 19:38:18 2011
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-2 -lang vhdl -lp C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -lp
C:/Sam_work/EDK_repo/Atlys_BSB_Support_v_3_1/Atlys_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 310 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 453 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: hdmi_in, INSTANCE:hdmi_in_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\pcores\hdmi_in_v1_00_a\data
   \hdmi_in_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 89 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 96 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 105 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 121 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bits -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 135 - Copying
cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 149 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 226 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 238 - Copying
cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 251 - Copying
cache implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Copying
cache implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 287 - Copying
cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 307 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 114 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 272 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 201 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\system.mhs line 261 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-2 -intstyle silent -i -sd .. hdmi_in_0_wrapper.ngc
../hdmi_in_0_wrapper

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per/hdmi_in_0_wrapper.ngc" ...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/Bus2UserFIFO.ngc"...
Loading design module
"C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\implementation\hdmi_in_0_wrap
per/User2BusFIFO.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 101.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/fpga.flw 
Using Option File(s): 
 C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/system.ngc"
...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_in_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mb_plb_wrapper
.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_wrapper.n
gc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/dlmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/ilmb_cntlr_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mdm_0_wrapper.
ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_intc_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/pll_module_0_w
rapper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/xps_iic_0_wrap
per.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/hdmi_out_0_wra
pper.ngc"...
Loading design module
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/lmb_bram_wrapp
er.ngc"...
Applying constraints in
"C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wrapp
er.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [C:/Sam_work/EDK_Projects/atlys_hdmi_in_hdmi_out_3/implementation/mcb_ddr2_wr
   apper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT1_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT1_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_pll_module_0_CLKOUT0 = PERIOD "pll_module_0_CLKOUT0"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 10 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into PLL_ADV instance pll_module_0/PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_pll_module_0_pll_module_0_CLKOUT2_BUF = PERIOD
   "pll_module_0_pll_module_0_CLKOUT2_BUF"
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 2 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(10)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(9)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  31

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 41 secs 
Total CPU  time at the beginning of Placer: 4 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bf177679) REAL time: 4 mins 45 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bf177679) REAL time: 4 mins 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7e09c739) REAL time: 4 mins 47 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:4aa5da11) REAL time: 5 mins 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4aa5da11) REAL time: 5 mins 30 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4aa5da11) REAL time: 5 mins 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4aa5da11) REAL time: 5 mins 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4aa5da11) REAL time: 5 mins 30 secs 

Phase 9.8  Global Placement
.....................................
...............................................................................
..............................................................
.....................................................................................................................................
.......................
Phase 9.8  Global Placement (Checksum:fc392130) REAL time: 8 mins 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fc392130) REAL time: 8 mins 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:39bf3248) REAL time: 8 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:39bf3248) REAL time: 8 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:3a8c7748) REAL time: 8 mins 21 secs 

Total REAL time to Placer completion: 8 mins 34 secs 
Total CPU  time to Placer completion: 8 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   47
Slice Logic Utilization:
  Number of Slice Registers:                 6,207 out of  54,576   11
    Number used as Flip Flops:               6,200
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,668 out of  27,288   24
    Number used as logic:                    5,730 out of  27,288   20
      Number using O6 output only:           4,315
      Number using O5 output only:             185
      Number using O5 and O6:                1,230
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    199
      Number with same-slice register load:    177
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,775 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,118
    Number with an unused Flip Flop:         2,529 out of   8,118   31
    Number with an unused LUT:               1,450 out of   8,118   17
    Number of fully used LUT-FF pairs:       4,139 out of   8,118   50
    Number of unique control sets:             512
    Number of slice register sites lost
      to control set restrictions:           1,973 out of  54,576    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  649 MB
Total REAL time to MAP completion:  8 mins 43 secs 
Total CPU time to MAP completion:   8 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,207 out of  54,576   11
    Number used as Flip Flops:               6,200
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      6,668 out of  27,288   24
    Number used as logic:                    5,730 out of  27,288   20
      Number using O6 output only:           4,315
      Number using O5 output only:             185
      Number using O5 and O6:                1,230
      Number used as ROM:                        0
    Number used as Memory:                     739 out of   6,408   11
      Number used as Dual Port RAM:            596
        Number using O6 output only:           280
        Number using O5 output only:             6
        Number using O5 and O6:                310
      Number used as Single Port RAM:            0
      Number used as Shift Register:           143
        Number using O6 output only:            44
        Number using O5 output only:             1
        Number using O5 and O6:                 98
    Number used exclusively as route-thrus:    199
      Number with same-slice register load:    177
      Number with same-slice carry load:        22
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,775 out of   6,822   40
  Number of LUT Flip Flop pairs used:        8,118
    Number with an unused Flip Flop:         2,529 out of   8,118   31
    Number with an unused LUT:               1,450 out of   8,118   17
    Number of fully used LUT-FF pairs:       4,139 out of   8,118   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     218   33
    Number of LOCed IOBs:                       74 out of      74  100
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of     116   14
  Number of RAMB8BWERs:                          0 out of     232    0
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0
  Number of ILOGIC2/ISERDES2s:                   9 out of     376    2
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    6
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        30 out of     376    7
    Number used as IODELAY2s:                    6
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  54 out of     376   14
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     256    0
  Number of BUFPLLs:                             2 out of       8   25
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                            3 out of      58    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       2   50
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            3 out of       4   75
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM7_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43995 unrouted;      REAL time: 19 secs 

Phase  2  : 36726 unrouted;      REAL time: 23 secs 

Phase  3  : 14203 unrouted;      REAL time: 44 secs 

Phase  4  : 14203 unrouted; (Setup:0, Hold:39430, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:39467, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:39467, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:39467, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:39467, Component Switching Limit:0)     REAL time: 1 mins 15 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 11 connections.The router will continue and try to fix it 
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:AX
-3730
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_reset<0>:DMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_sclr_d<1>:AX -3597
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:CX -3572
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:DQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:DX -3564
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:AX -3427
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:CQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:A5
-3394
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:CX
-3383
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:AMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:BX
-3369
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<3>:CMUX ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<0><3>:BX -3330
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_reset_0:AQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/prod_sclr_d<1>:AX -3328
	MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjP
tr<4>:BQ ->
MCB_DDR2/MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ProdObjPtr_sync2cons<0><3>:DX
-3276


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 18 secs 
Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 2051 |  0.668     |  2.376      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk | BUFGMUX_X3Y13| No   |  211 |  0.061     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk | BUFGMUX_X2Y12| No   |   79 |  0.057     |  1.767      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y1| No   |   61 |  0.051     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|    i_decoder/pclkx2 |  BUFGMUX_X2Y4| No   |   70 |  0.183     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|pll_module_0_CLKOUT2 |              |      |      |            |             |
|                     |  BUFGMUX_X2Y2| No   |   26 |  0.368     |  2.081      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.732     |  6.822      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|USER_LOGIC_I/Inst_dv |              |      |      |            |             |
|   i_decoder/pclkx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.396ns|    12.937ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.209ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT2_BUF  | SETUP       |     1.990ns|     4.676ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.328ns|            |       0|           0
  l_module_0_CLKOUT2_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 * 2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_pll_module_0_CLKOUT1_BUF  | SETUP       |     5.218ns|     8.115ns|       0|           0
  = PERIOD TIMEGRP         "pll_module_0_pl | HOLD        |     0.348ns|            |       0|           0
  l_module_0_CLKOUT1_BUF"         TS_clock_ |             |            |            |        |            
  generator_0_clock_generator_0_SIG_PLL0_CL |             |            |            |        |            
  KOUT2 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramr | SETUP       |     7.301ns|     6.032ns|       0|           0
  a_0" TO TIMEGRP "fddbgrp_0"         TS_pl | HOLD        |     0.951ns|            |       0|           0
  l_module_0_pll_module_0_CLKOUT1_BUF       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramg | SETUP       |     9.974ns|     3.359ns|       0|           0
  rp_0" TO TIMEGRP "fddbgrp_0"         TS_p | HOLD        |     0.540ns|            |       0|           0
  ll_module_0_pll_module_0_CLKOUT1_BUF      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     2.897ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_module_0_CLKOUT0 = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "pll_module_0_CLKOUT0"         TS_clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_PLL0_CLK |             |            |            |        |            
  OUT2 * 10 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.703ns|            0|            0|            0|       519950|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.937ns|      9.352ns|            0|            0|       515240|         4710|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_pll_module_0_pll_module_0_|     13.333ns|      8.115ns|      6.032ns|            0|            0|         4441|          150|
|  CLKOUT1_BUF                  |             |             |             |             |             |             |             |
|   TS_ramdo_0                  |     13.333ns|      3.359ns|          N/A|            0|            0|           30|            0|
|   TS_ramra_0                  |     13.333ns|      6.032ns|          N/A|            0|            0|          120|            0|
|  TS_pll_module_0_CLKOUT0      |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_pll_module_0_pll_module_0_|      6.667ns|      4.676ns|          N/A|            0|            0|          119|            0|
|  CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 47 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 25 secs 
Total CPU time to PAR completion: 1 mins 19 secs 

Peak Memory Usage:  586 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 519951 paths, 0 nets, and 32994 connections

Design statistics:
   Minimum period:  12.937ns (Maximum frequency:  77.298MHz)
   Maximum path delay from/to any node:   6.032ns


Analysis completed Tue Nov 01 19:52:07 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 19 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Nov 01 19:52:18 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wr
   apper_0/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <hdmi_in_0/hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_
   O> is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 47 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 02 13:40:36 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1336 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1337 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1338 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1531 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1532 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1533 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1341 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1342 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1343 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1538 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_04_a\data\mp
   mc_v2_1_0.mpd line 1539 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_cache_bus" line 89
   microblaze_0 (microblaze) - ICACHE address space [0x48000000:0x4FFFFFFF] does
   not match IP "MCB_DDR2" on bus "microblaze_0_IXCL" 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Error 64
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81400000-0x8140ffff) Push_Buttons_5Bits	mb_plb
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcc800000-0xcc80ffff) hdmi_in_0	mb_plb
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui

********************************************************************************
At Local date and time: Wed Nov 02 19:15:09 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.filters
Done writing Tab View settings to:
	C:\Sam_work\EDK_Projects\atlys_hdmi_in_hdmi_out_3\etc\system.gui
