-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 21:53:54 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v4
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     195   85157      85163            0  0        ? 
    Design Total:                                    195   85157      85163            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,11)                                    10.000     0.000     10.000            9.000 1.035          2           0 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          5           0 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,1,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          0           1 
    mgc_add(12,0,11,0,12)                                    12.000     0.000     12.000           11.000 1.065          2           2 
    mgc_add(20,0,1,1,21)                                     20.000     0.000     20.000           19.000 1.185          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(7,0,2,1,8)                                        7.000     0.000      7.000            6.000 0.990          1           0 
    mgc_add(8,0,7,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           1 
    mgc_add(9,0,8,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         120 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          43 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(8,2)                                              8.000     0.000      8.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,12)                                   608.000     1.000      0.000            0.000 3.790          1           1 
    mgc_mul(8,0,10,0,10)                                    608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          22 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           1 
    mgc_mux(11,1,2)                                          11.000     0.000     11.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           8 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           2 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           3 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           1 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                          2.982     0.000      2.982            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(10,4)                                        18.303     0.000     18.303            0.000 1.500          0           1 
    mgc_mux1hot(10,6)                                        25.984     0.000     25.984            0.000 1.500          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           2 
    mgc_mux1hot(5,4)                                          9.152     0.000      9.152            0.000 1.500          0           1 
    mgc_mux1hot(6,3)                                          8.678     0.000      8.678            0.000 0.550          0           1 
    mgc_mux1hot(9,4)                                         16.473     0.000     16.473            0.000 1.500          0           1 
    mgc_mux1hot(9,8)                                         30.298     0.000     30.298            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,10)                                             2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          24 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           2 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         118 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,10)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          29 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           7 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           8 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,9)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(7,2)                                               7.000     0.000      7.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(12,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(8,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           3 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8742.084     2.000   1073.000          137.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   7950.3          12877.3          8756.1        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           7950.3 (100%)   12863.3 (100%)   8742.1 (100%) 
      MUX:                 0.0            902.2   (7%)    554.9   (6%) 
      FUNC:             7950.3 (100%)   11762.1  (91%)   7842.2  (90%) 
      LOGIC:               0.0            199.0   (2%)    345.0   (4%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f#2.sva                             
                                                                                         COMP_LOOP:twiddle_f#3.sva                             
                                                                                         COMP_LOOP:twiddle_f#4.sva                             
                                                                                         COMP_LOOP:twiddle_f#5.sva                             
                                                                                         COMP_LOOP:twiddle_f#6.sva                             
                                                                                         COMP_LOOP:twiddle_f#7.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help#2.sva                          
                                                                                         COMP_LOOP:twiddle_help#3.sva                          
                                                                                         COMP_LOOP:twiddle_help#4.sva                          
                                                                                         COMP_LOOP:twiddle_help#5.sva                          
                                                                                         COMP_LOOP:twiddle_help#6.sva                          
                                                                                         COMP_LOOP:twiddle_help#7.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j#1.sva                                       32         Y           Y      VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:j#2.sva                                      
                                                                                         VEC_LOOP:j#3.sva                                      
                                                                                         VEC_LOOP:j#4.sva                                      
                                                                                         VEC_LOOP:j#5.sva                                      
                                                                                         VEC_LOOP:j#6.sva                                      
                                                                                         VEC_LOOP:j#7.sva                                      
                                                                                         VEC_LOOP:j.sva                                        
                                                                                         VEC_LOOP:j.sva#1                                      
                                                                                         VEC_LOOP:j#6.sva#1                                    
                                                                                         VEC_LOOP:j#4.sva#1                                    
                                                                                         VEC_LOOP:j#2.sva#1                                    
    VEC_LOOP:j#1.sva#1                                     32         Y           Y      VEC_LOOP:j#1.sva#1                                    
                                                                                         VEC_LOOP:j#3.sva#1                                    
                                                                                         VEC_LOOP:j#5.sva#1                                    
                                                                                         VEC_LOOP:j#7.sva#1                                    
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    VEC_LOOP:acc#10.cse#1.sva                              12         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse#2.sva                             
                                                                                         VEC_LOOP:acc#10.cse#3.sva                             
                                                                                         VEC_LOOP:acc#10.cse#4.sva                             
                                                                                         VEC_LOOP:acc#10.cse#5.sva                             
                                                                                         VEC_LOOP:acc#10.cse#6.sva                             
                                                                                         VEC_LOOP:acc#10.cse#7.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:lshift.psp.sva                              11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    COMP_LOOP-2:twiddle_f:lshift.cse.sva                   10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.cse.sva                  
    reg(VEC_LOOP:acc#1)#3.reg                               9         Y           Y      reg(VEC_LOOP:acc#1)#3.reg                             
    COMP_LOOP:k(10:3).sva                                   8         Y           Y      COMP_LOOP:k(10:3).sva                                 
    COMP_LOOP-1:twiddle_f:acc.cse.sva                       4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-2:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-3:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-4:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-5:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-6:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-7:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         COMP_LOOP-8:VEC_LOOP:slc(VEC_LOOP:acc)(20).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:acc#1.cse#2.sva(10)                            1         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse#4.sva                              
                                                                                         VEC_LOOP:acc#1.cse#6.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc.psp.sva                                  
    VEC_LOOP:acc#1.cse#2.sva(11)                            1         Y           Y      VEC_LOOP:acc#1.cse#2.sva                              
                                                                                         VEC_LOOP:acc#1.cse#4.sva                              
                                                                                         VEC_LOOP:acc#1.cse#6.sva                              
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:acc#11.psp.sva                               
                                                                                         VEC_LOOP:acc#13.psp.sva                               
                                                                                         VEC_LOOP:acc#12.psp.sva                               
                                                                                         VEC_LOOP:acc.psp.sva                                  
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(VEC_LOOP:acc#1)#2.reg                               1         Y           Y      reg(VEC_LOOP:acc#1)#2.reg                             
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                                    1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                366            359         351 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                                                                   Startpoint                                                                         Endpoint                                           Delay  Slack  
      -------------------------------------------------------------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -------------------------------------------------- ------ ------
      1                                                                                                                                      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                                   mgc_reg_pos_1_0_0_1_1_0_0                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                              0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2                                                                mgc_not_1                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                                mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                            0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                                mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                               0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                              0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                                   mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                          0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                           0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                                                                  mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                    0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                            0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                                                                   mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                                                                                 
      2                                                                                                                                      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                                                  mgc_reg_pos_1_0_0_1_1_1_1                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                                                                mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                                            0.0000 0.8700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                                                                mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                               0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                              0.0000 1.4200 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2                                                                   mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                                          0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                                           0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp                                                                                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/core.wen                                                                                                                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11                                                                                  mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                    0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                                                                            0.0000 2.5200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp                                                                                   mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                                                                                 
      3                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle:rsc.adrb            7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102.itm                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(23-12)                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                                                    0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      4                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle:rsc.adra            7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102.itm                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                                           0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adra                                                                                                                                                                                                                                    0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      5                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle:rsc.adra            7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#250                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#241                                                                                                                                                                                                                                   0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#102.itm                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.core                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0).itm                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:conc#5.itm                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d.core                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:slc(twiddle:rsci.adra_d.core)(11-0)#2                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.adra_d                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d.reg                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.adra_d                                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d.reg                                                                                                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:asn(twiddle:rsci.adra_d)                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adra_d                                                                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adra_d                                                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_f:conc#6.itm                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:slc(adra_d)(11-0)                                                                                                                                           0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_f:asn(adra)                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)gen/adra                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adra                                                                                                                                                                                                                                    0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      6                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb          7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(23-12)                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                                                0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                                                  0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      7                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb          7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#6)(9-0)                                                                                                                                                                                                          0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#6)(9-0).itm                                                                                                                                                                                                      0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(23-12)                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                                                0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                                                  0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      8                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb          7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#250                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#241                                                                                                                                                                                                                                   0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#6)(9-0)                                                                                                                                                                                                          0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#6)(9-0).itm                                                                                                                                                                                                      0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(23-12)                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                                                0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adrb                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                                                  0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      9                                                                                                                                      inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra          7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2                                                                                mgc_nor_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8                                                                                 mgc_or_1_3                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.itm                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(11-0)                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                                                0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                                                  0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      10                                                                                                                                     inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst              inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra          7.9898 2.0102 
                                                                                                                                                                                                                                                                                                 
        Instance                                                                                                                             Component                                                                                                                             Delta  Delay  
        --------                                                                                                                             ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                                inPlaceNTT_DIF_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168                                                                                                  mgc_not_1                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#168.itm                                                                                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#244                                                                                                  mgc_and_1_3                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#235                                                                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#245                                                                                                  mgc_and_1_3                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and#245.ssc                                                                                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3                                                                                mgc_nor_1_3                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8                                                                                mgc_and_1_2                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#8.itm                                                                                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or                                                               mgc_or_1_4                                                                                                                            0.5500 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                                 0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103                                                                                                                                                                                                                   0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#103.itm                                                                                                                                                                                                               0.0000 2.2000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                             mgc_mul_10_0_10_0_12                                                                                                                  3.7898 5.9898 
        inPlaceNTT_DIF_precomp:core/z.out#6                                                                                                                                                                                                                                        0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3)                                                                                                                                                                             0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(11-3).itm                                                                                                                                                                         0.0000 5.9898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23                                                                             mgc_mux1hot_9_4                                                                                                                       1.5000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#23.rmff                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.core                                                                                                                                                                                                    0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)                                                                                                                                                                  0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0).itm                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5                                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:conc#5.itm                                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d.core                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.adra_d.core)(11-0)#2                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.adra_d                                                                                                                                                                                 0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                     0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                             0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.adra_d                                                                                                                                                                                                         0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d.reg                                                                                                                                                                                                                      0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:asn(twiddle_h:rsci.adra_d)                                                                                                                                                                                              0.0000 7.4898 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adra_d                                                                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adra_d                                                                                                                                                                                                                               0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6                                                                                                                                                                                                                       0.0000 7.4898 
        inPlaceNTT_DIF_precomp/COMP_LOOP:twiddle_help:conc#6.itm                                                                                                                                                                                                                   0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra_d                                                                                                                                                                          0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:slc(adra_d)(11-0)                                                                                                                                        0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/COMP_LOOP:twiddle_help:asn(adra)                                                                                                                                                0.0000 7.4898 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)gen/adra                                                                                                                                                                            0.0000 7.4898 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adra                                                                                                                                                                                                                                  0.5000 7.9898 
                                                                                                                                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                       VEC_LOOP:if:nor.itm                                        8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                       not#172.itm                                                8.7400  1.2600          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                     and.dcpl#16                                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                   and#69.rmff                                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                  and#88.itm                                                 4.1400  5.8600          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            and.dcpl#90                                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                           not#173.itm                                                8.6600  1.3400          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                         and#92.rmff                                                6.9050  3.0950          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          5.5700  4.4300          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               STAGE_LOOP:lshift.itm                                      9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:3))                                                   COMP_LOOP:k:COMP_LOOP:k:and.itm                            5.1000  4.9000          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                           COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                    2.9725  7.0275          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j#1)                                                        VEC_LOOP:j:and#1.itm                                       4.9750  5.0250          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(20))                          VEC_LOOP:VEC_LOOP:mux.itm                                  4.3400  5.6600          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                     z.out#4                                                    3.0050  6.9950          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j#1)#1                                                      z.out                                                      4.1600  5.8400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)                                                      slc(VEC_LOOP:mux1h#9.rgt)(11).itm                          4.6850  5.3150          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#1                                                    slc(VEC_LOOP:mux1h#9.rgt)(10).itm                          4.6850  5.3150          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#2                                                    slc(VEC_LOOP:mux1h#9.rgt)(9).itm                           4.6850  5.3150          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)#3                                                    slc(VEC_LOOP:mux1h#9.rgt)(8-0).itm                         4.6850  5.3150          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                        COMP_LOOP-2:twiddle_f:lshift.cse.sva#1                     3.7602  6.2398          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adra                                               2.5050  7.4950          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.da                                                 7.7700  2.2300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.adrb                                               2.5050  7.4950          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.db                                                 7.7700  2.2300          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adra                                           2.0102  7.9898          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.adrb                                           2.0102  7.9898          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adra                                         2.0102  7.9898          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.adrb                                         2.0102  7.9898          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIF_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         8     1 
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        21     1 
    -                                                        12     2 
    -                                                        11     2 
    and                                                               
    -                                                         8     1 
    -                                                        32     1 
    -                                                         2     1 
    -                                                         1   173 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec                   
    -                                                        32     1 
    modulo_sub_221cc38820a0941d4772a0cf032267436375                   
    -                                                        32     1 
    mul                                                               
    -                                                        12     1 
    -                                                        10     1 
    mult_a1e233277d0d5c0cfe721a9995382bef70e4                         
    -                                                        32     1 
    mux                                                               
    -                                                         8     1 
    -                                                         7     2 
    -                                                         4     1 
    -                                                        32     8 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1    22 
    mux1h                                                             
    -                                                         9     2 
    -                                                         6     1 
    -                                                         5     1 
    -                                                        32     2 
    -                                                        10     3 
    -                                                         1     7 
    nand                                                              
    -                                                         1     7 
    nor                                                               
    -                                                         1    44 
    not                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        10     2 
    -                                                         1   118 
    or                                                                
    -                                                         7     1 
    -                                                         1    57 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         4     2 
    -                                                        32     9 
    -                                                        12     1 
    -                                                        11     1 
    -                                                        10     1 
    -                                                         1    20 
    xor                                                               
    -                                                         1     3 
    
  End of Report
