// Seed: 3428161034
module module_0 (
    input supply1 id_0,
    output tri id_1
    , id_6,
    output supply1 id_2,
    output uwire id_3,
    output wand id_4
);
  always force id_6 = id_0;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    output tri1 id_13,
    output supply0 id_14,
    output tri0 id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_13,
      id_5,
      id_15
  );
  assign modCall_1.id_4 = 0;
endmodule
