---------------------------------------------------------------------------
-- University of Aveiro - DETI
-- "Computer Architecture I" course (Practical classes)
-- 
-- MIPS single-cycle datapath
---------------------------------------------------------------------------
library IEEE;
library WORK;
use IEEE.STD_LOGIC_1164.all;
use WORK.MIPS_pkg.all;
use WORK.DisplayUnit_pkg.all;

entity Mips_SingleCycle is
port( CLOCK_50 : in std_logic;
		SW : in std_logic_vector(17 downto 0);
		KEY : in std_logic_vector(3 downto 0);
		HEX0 : out std_logic_vector(6 downto 0);
		HEX1 : out std_logic_vector(6 downto 0);
		HEX2 : out std_logic_vector(6 downto 0);
		HEX3 : out std_logic_vector(6 downto 0);
		HEX4 : out std_logic_vector(6 downto 0);
		HEX5 : out std_logic_vector(6 downto 0);
		HEX6 : out std_logic_vector(6 downto 0);
		HEX7 : out std_logic_vector(6 downto 0); 
		LEDR : out std_logic_vector(9 downto 0));
end Mips_SingleCycle;

architecture Shell of Mips_SingleCycle is
	signal s_clk,s_zero,s_regDst,s_branch,s_memRead,s_memWrite,s_memToReg,s_aluSrc,s_regWrite,s_jump: std_logic;
	signal s_pc, s_instruction, s_offset32, s_readData1, s_readData2, s_writeData, s_aluOp2,s_memData,s_aluRes : std_logic_vector(31 downto 0);
	signal s_offset : std_logic_vector(15 downto 0);
	signal s_jAddr  : std_logic_vector(25 downto 0);
	signal s_rs, s_rt, s_rd, s_writeAddr : std_logic_vector(4 downto 0);
	signal s_ALUControl : std_logic_vector(2 downto 0); 
	signal s_funct,s_opcode : std_logic_vector(5  downto 0);
	signal s_aluOp : std_logic_vector(1 downto 0);
	
begin

	-- Debouncer
	debnc: entity work.DebounceUnit(Behavioral)
			 generic map(mSecMinInWidth => 100,
							 inPolarity => '0',
							 outPolarity => '1')
			 port map(refClk => CLOCK_50,
						 dirtyIn => KEY(0),
						 pulsedOut => s_clk);
						 
	-- Display module
	displ: entity work.DisplayUnit(Behavioral)
			 generic map(dataPathType => SINGLE_CYCLE_DP,
							 IM_ADDR_SIZE => ROM_ADDR_SIZE,
						    DM_ADDR_SIZE => RAM_ADDR_SIZE)
			 
			 port map( RefClk => CLOCK_50,
						  InputSel => SW(1 downto 0),
						  DispMode => SW(17),
						  NextAddr => KEY(3),
						  Dir => KEY(2),
						  disp0 => HEX0,
						  disp1 => HEX1,
						  disp2 => HEX2,
						  disp3 => HEX3,
						  disp4 => HEX4,
						  disp5 => HEX5,
						  disp6 => HEX6,
						  disp7 => HEX7);
						  
	 -- PCupdate
	 pcUpdate : entity work.PCupdate(Behavioral)
					port map(clk  	   => s_clk,
								reset    => not KEY(1),
								zero	   => s_zero,
								branch   => s_branch,
								jump	  	=> s_jump,
								offSet => s_offset32,
								jAddr  => s_jAddr,
								pc  		=> s_pc);
								
	 -- Instruction Memory
	 instROM  : entity work.InstructionMemory(Behavioral)
					port map(address  => s_pc(7 downto 2),
								readData => s_instruction);
								
	 -- Splitter
	 splitter : entity work.InstrSplitter(Behavioral)
					port map(instruction => s_instruction,
								opcode 	   => s_opcode,
								rs 			=> s_rs,
								rt 			=> s_rt,
								rd 			=> s_rd,
								imm 			=> s_offset,
								funct 		=> s_funct,
								shamt 		=> open,
								jAddr 		=> s_jAddr);
	 
	 -- Sign Extend
	 signExt  : entity work.SignalExtend(Behavioral)
					port map(dataIn  => s_offset,
								dataOut => s_offset32);
								

	 -- MUX M1(select write adress)
	 muxM1:entity work.Mux2N(Behavioral)
			generic map(N    => 5)
			port map(sel     => s_regDst,
						data0   => s_rt,
						data1   => s_rd,
						dataOut => s_writeAddr);
						
	-- Register File
	regFile: entity work.RegFile(Behavioral)
				port map(clk         => s_clk,
							readAddr1   => s_rs,
							readAddr2   => s_rt,
							readData1   => s_readData1,
							readData2   => s_readData2,
							writeAddr   => s_writeAddr,
							writeData   => s_writeData,
							writeEnable => s_regWrite);
							
	-- MUX M2(select the 2ยบ operand of the ALU)
	muxM2: entity work.Mux2N(Behavioral)
			 generic map(N    => 32)
			 port map(sel     => s_aluSrc,
						 data0   => s_readData2,
						 data1   => s_offset32,
						 dataOut => s_aluOp2);
						 
	--ALU Control
	aluControl: entity work.ALUcontrol(Behavioral)
					port map(ALUop => s_aluOp,
								funct => s_funct,
								ALUctrl => s_ALUControl);
								
	--ALU
	alu: entity work.ALU32(Behavioral) 
					port map(op1  => s_readData1,
								op2  => s_aluOp2,
								oper => s_ALUControl,
								res  => s_aluRes,
								zero => s_zero,
								ovf  => open);
	--Mux M3 (select WriteData)
	muxM3 : entity work.Mux2N(Behavioral)
						generic map(N => 32)
						port map(sel => s_memToReg,
									data0 => s_aluRes,
									data1 => s_memData,
									dataOut => s_writeData);
						
	--ControlUnit 
	controlUni: entity worK.ControlUnit(Behavioral)
					port map(OpCode => s_opcode,
								RegDst => s_regDst,
								Branch => s_branch,
								MemRead => s_memRead,
								MemWrite => s_memWrite,
								MemToReg => s_memToReg,
								ALUsrc => s_aluSrc,
								RegWrite => s_regWrite,
								AluOp => s_aluOp,
								Jump => s_jump);
								
	LEDR(0) <= s_regDst;
	LEDR(1) <= s_branch;
	LEDR(2) <= s_memRead;
	LEDR(3) <= s_memWrite;
	LEDR(4) <= s_memToReg;
	LEDR(5) <= s_aLUsrc;
	LEDR(6) <= s_regWrite;
	LEDR(8 downto 7) <= s_aluOp;
	
	
		--Data Memory
	dataMemory: entity worK.DataMemory(Behavioral)
					port map(clk => s_clk,	
								readEn => s_memRead,
								writeEn => s_memWrite,
								address => s_aluRes(5 downto 0),
								writeData => s_readData2,
								readData => s_memData);
								
								
					
					
							
end Shell;