Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 22 13:14:27 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.514        0.000                      0                 3228        0.031        0.000                      0                 3228        9.020        0.000                       0                  1484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.514        0.000                      0                 3228        0.031        0.000                      0                 3228        9.020        0.000                       0                  1484  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.514ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.822ns (26.542%)  route 5.043ns (73.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 23.341 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     5.350 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          2.992     8.341    design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_wdata[0]
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.124     8.465 r  design_1_i/xadc_wiz_0/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.552     9.017    design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X9Y61          LUT3 (Prop_lut3_I0_O)        0.124     9.141 r  design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           0.863    10.004    design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
    SLICE_X10Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.128 r  design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.636    10.764    design_1_i/xadc_wiz_0/inst/ip2bus_error_int1
    SLICE_X9Y59          FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.492    23.341    design_1_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.282    23.623    
                         clock uncertainty           -0.302    23.321    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)       -0.043    23.278    design_1_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                         23.278    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 12.514    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][0]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][1]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][2]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][3]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][4]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][5]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][6]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.858ns (28.936%)  route 4.563ns (71.064%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.509     8.070    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2/O
                         net (fo=4, routed)           1.357     9.551    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.152     9.703 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1/O
                         net (fo=8, routed)           0.618    10.321    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.504    23.354    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X19Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][7]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.413    23.036    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][7]
  -------------------------------------------------------------------
                         required time                         23.036    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 1.856ns (29.078%)  route 4.527ns (70.922%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 23.353 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.635     6.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.445     7.437    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.561 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=6, routed)           0.477     8.039    design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.163 r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           1.178     9.341    design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X15Y50         LUT2 (Prop_lut2_I0_O)        0.150     9.491 r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1/O
                         net (fo=8, routed)           0.792    10.282    design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        1.503    23.353    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X16Y46         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[0]/C
                         clock pessimism              0.397    23.750    
                         clock uncertainty           -0.302    23.448    
    SLICE_X16Y46         FDRE (Setup_fdre_C_CE)      -0.377    23.071    design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.071    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 12.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.120%)  route 0.201ns (51.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.201     1.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.849     1.887    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.557%)  route 0.200ns (57.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X20Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][9]/Q
                         net (fo=2, routed)           0.200     1.830    design_1_i/PWM_0/inst/duty_reg[2]_2[9]
    SLICE_X21Y50         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.828     1.866    design_1_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][9]/C
                         clock pessimism             -0.118     1.748    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.022     1.770    design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.254ns (56.549%)  route 0.195ns (43.451%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg_reg[17]/Q
                         net (fo=1, routed)           0.144     1.790    design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg_reg_n_0_[17]
    SLICE_X13Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.051     1.887    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[17]_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.932    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[17]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.837     1.875    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.848    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.045%)  route 0.222ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X20Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.222     1.852    design_1_i/PWM_0/inst/duty_reg[2]_2[8]
    SLICE_X21Y50         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.828     1.866    design_1_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X21Y50         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][8]/C
                         clock pessimism             -0.118     1.748    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.018     1.766    design_1_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.978%)  route 0.262ns (65.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.566     1.485    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_1_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][16]/Q
                         net (fo=2, routed)           0.262     1.889    design_1_i/PWM_0/inst/duty_reg[0]_0[16]
    SLICE_X15Y52         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.829     1.867    design_1_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X15Y52         FDRE                                         r  design_1_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][16]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.046     1.795    design_1_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.416%)  route 0.267ns (53.584%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[18]/Q
                         net (fo=2, routed)           0.211     1.834    design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg_out[18]
    SLICE_X12Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.879 r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=1, routed)           0.056     1.935    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.980 r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.980    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[18]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.837     1.875    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.120     1.877    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.242%)  route 0.263ns (55.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.562     1.481    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X10Y54         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=32, routed)          0.263     1.909    design_1_i/PWM_0/inst/PWM_AXI_inst/sel0[2]
    SLICE_X13Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.954 r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.954    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata[22]_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.837     1.875    design_1_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.849    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.697    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     1.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.851     1.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.374     1.514    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.121     1.635    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.826%)  route 0.222ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=68, routed)          0.222     1.846    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X9Y47          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.837     1.875    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y47          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism             -0.118     1.757    
    SLICE_X9Y47          FDSE (Hold_fdse_C_S)        -0.018     1.739    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.826%)  route 0.222ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.563     1.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=68, routed)          0.222     1.846    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X9Y47          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1484, routed)        0.837     1.875    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y47          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
                         clock pessimism             -0.118     1.757    
    SLICE_X9Y47          FDSE (Hold_fdse_C_S)        -0.018     1.739    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         20.000      16.000     XADC_X0Y0       design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y54    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y54     design_1_i/PWM_0/inst/PWM_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y57    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y57    design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y51     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y51     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



