Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 00:30:01 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 1) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_aximvoter_0_1'.


-Upgrade has added interface 'intr00_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr01_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr02_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr_out' (xilinx.com:signal:interrupt:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_aximvoter_0_1'. These changes may impact your design.


-Upgraded port 's00_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's00_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 's01_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's01_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 's02_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's02_axi_in_awaddr' width 32 differs from original width 4

-Upgrade has removed port 'm_axi_out_error'

-Upgrade has removed port 'm_axi_out_init_axi_txn'

-Upgrade has removed port 'm_axi_out_txn_done'

-Upgrade has added port 'intr00_in'

-Upgrade has added port 'intr01_in'

-Upgrade has added port 'intr02_in'

-Upgrade has added port 'intr_out'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S00_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_S01_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S01_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_S02_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S02_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_M_AXI_OUT_START_DATA_VALUE' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '0xAA000000'

Parameter 'C_M_AXI_OUT_TARGET_SLAVE_BASE_ADDR' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '0x40000000'

Parameter 'C_M_AXI_OUT_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_OUT_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_OUT_TRANSACTIONS_NUM' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:aximvoter:1.0 -user_name design_1_aximvoter_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_aximvoter_0_1} \
  CONFIG.M_AXI_OUT.ADDR_WIDTH {32} \
  CONFIG.M_AXI_OUT.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.BUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.CLK_DOMAIN {} \
  CONFIG.M_AXI_OUT.DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT.HAS_BRESP {1} \
  CONFIG.M_AXI_OUT.HAS_BURST {0} \
  CONFIG.M_AXI_OUT.HAS_CACHE {0} \
  CONFIG.M_AXI_OUT.HAS_LOCK {0} \
  CONFIG.M_AXI_OUT.HAS_PROT {1} \
  CONFIG.M_AXI_OUT.HAS_QOS {0} \
  CONFIG.M_AXI_OUT.HAS_REGION {0} \
  CONFIG.M_AXI_OUT.HAS_RRESP {1} \
  CONFIG.M_AXI_OUT.HAS_WSTRB {1} \
  CONFIG.M_AXI_OUT.ID_WIDTH {0} \
  CONFIG.M_AXI_OUT.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_OUT.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_OUT.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_OUT.PHASE {0.0} \
  CONFIG.M_AXI_OUT.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_OUT.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_OUT.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.RUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_OUT.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.WUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_BUSIF {M_AXI_OUT} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_RESET {m_axi_out_aresetn} \
  CONFIG.M_AXI_OUT_CLK.CLK_DOMAIN {} \
  CONFIG.M_AXI_OUT_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_OUT_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_CLK.PHASE {0.0} \
  CONFIG.M_AXI_OUT_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S00_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S00_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN.HAS_BRESP {1} \
  CONFIG.S00_AXI_IN.HAS_BURST {0} \
  CONFIG.S00_AXI_IN.HAS_CACHE {0} \
  CONFIG.S00_AXI_IN.HAS_LOCK {0} \
  CONFIG.S00_AXI_IN.HAS_PROT {1} \
  CONFIG.S00_AXI_IN.HAS_QOS {0} \
  CONFIG.S00_AXI_IN.HAS_REGION {0} \
  CONFIG.S00_AXI_IN.HAS_RRESP {1} \
  CONFIG.S00_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S00_AXI_IN.ID_WIDTH {0} \
  CONFIG.S00_AXI_IN.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI_IN.PHASE {0.0} \
  CONFIG.S00_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_BUSIF {S00_AXI_IN} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_RESET {s00_axi_in_aresetn} \
  CONFIG.S00_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S01_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S01_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN.HAS_BRESP {1} \
  CONFIG.S01_AXI_IN.HAS_BURST {0} \
  CONFIG.S01_AXI_IN.HAS_CACHE {0} \
  CONFIG.S01_AXI_IN.HAS_LOCK {0} \
  CONFIG.S01_AXI_IN.HAS_PROT {1} \
  CONFIG.S01_AXI_IN.HAS_QOS {0} \
  CONFIG.S01_AXI_IN.HAS_REGION {0} \
  CONFIG.S01_AXI_IN.HAS_RRESP {1} \
  CONFIG.S01_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S01_AXI_IN.ID_WIDTH {0} \
  CONFIG.S01_AXI_IN.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI_IN.PHASE {0.0} \
  CONFIG.S01_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_BUSIF {S01_AXI_IN} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_RESET {s01_axi_in_aresetn} \
  CONFIG.S01_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S01_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S02_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S02_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN.HAS_BRESP {1} \
  CONFIG.S02_AXI_IN.HAS_BURST {0} \
  CONFIG.S02_AXI_IN.HAS_CACHE {0} \
  CONFIG.S02_AXI_IN.HAS_LOCK {0} \
  CONFIG.S02_AXI_IN.HAS_PROT {1} \
  CONFIG.S02_AXI_IN.HAS_QOS {0} \
  CONFIG.S02_AXI_IN.HAS_REGION {0} \
  CONFIG.S02_AXI_IN.HAS_RRESP {1} \
  CONFIG.S02_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S02_AXI_IN.ID_WIDTH {0} \
  CONFIG.S02_AXI_IN.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI_IN.PHASE {0.0} \
  CONFIG.S02_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_BUSIF {S02_AXI_IN} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_RESET {s02_axi_in_aresetn} \
  CONFIG.S02_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_aximvoter_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 00:27:38 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 5) to (Rev. 1)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'aximvoter_v1_0' on parameter 'Component Name' due to the following failure - 
Validation failed for parameter 'Component Name(Component_Name)' with value 'aximvoter_v1_0' for BD Cell 'design_1_aximvoter_0_1'. The specified IP name 'aximvoter_v1_0' is reserved. Please specify a different IP name.
. Restoring to an old valid value of 'design_1_aximvoter_0_1'

Parameter 'C_M_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:aximvoter:1.0 -user_name design_1_aximvoter_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {aximvoter_v1_0} \
  CONFIG.M_AXI_OUT.ADDR_WIDTH {32} \
  CONFIG.M_AXI_OUT.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.BUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.CLK_DOMAIN {} \
  CONFIG.M_AXI_OUT.DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT.HAS_BRESP {1} \
  CONFIG.M_AXI_OUT.HAS_BURST {0} \
  CONFIG.M_AXI_OUT.HAS_CACHE {0} \
  CONFIG.M_AXI_OUT.HAS_LOCK {0} \
  CONFIG.M_AXI_OUT.HAS_PROT {1} \
  CONFIG.M_AXI_OUT.HAS_QOS {0} \
  CONFIG.M_AXI_OUT.HAS_REGION {0} \
  CONFIG.M_AXI_OUT.HAS_RRESP {1} \
  CONFIG.M_AXI_OUT.HAS_WSTRB {1} \
  CONFIG.M_AXI_OUT.ID_WIDTH {0} \
  CONFIG.M_AXI_OUT.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_OUT.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_OUT.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_OUT.PHASE {0.0} \
  CONFIG.M_AXI_OUT.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_OUT.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_OUT.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.RUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_OUT.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.WUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_BUSIF {M_AXI_OUT} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_RESET {m_axi_out_aresetn} \
  CONFIG.M_AXI_OUT_CLK.CLK_DOMAIN {} \
  CONFIG.M_AXI_OUT_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_OUT_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_CLK.PHASE {0.0} \
  CONFIG.M_AXI_OUT_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S00_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S00_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN.HAS_BRESP {1} \
  CONFIG.S00_AXI_IN.HAS_BURST {0} \
  CONFIG.S00_AXI_IN.HAS_CACHE {0} \
  CONFIG.S00_AXI_IN.HAS_LOCK {0} \
  CONFIG.S00_AXI_IN.HAS_PROT {1} \
  CONFIG.S00_AXI_IN.HAS_QOS {0} \
  CONFIG.S00_AXI_IN.HAS_REGION {0} \
  CONFIG.S00_AXI_IN.HAS_RRESP {1} \
  CONFIG.S00_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S00_AXI_IN.ID_WIDTH {0} \
  CONFIG.S00_AXI_IN.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI_IN.PHASE {0.0} \
  CONFIG.S00_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_BUSIF {S00_AXI_IN} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_RESET {s00_axi_in_aresetn} \
  CONFIG.S00_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S01_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S01_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN.HAS_BRESP {1} \
  CONFIG.S01_AXI_IN.HAS_BURST {0} \
  CONFIG.S01_AXI_IN.HAS_CACHE {0} \
  CONFIG.S01_AXI_IN.HAS_LOCK {0} \
  CONFIG.S01_AXI_IN.HAS_PROT {1} \
  CONFIG.S01_AXI_IN.HAS_QOS {0} \
  CONFIG.S01_AXI_IN.HAS_REGION {0} \
  CONFIG.S01_AXI_IN.HAS_RRESP {1} \
  CONFIG.S01_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S01_AXI_IN.ID_WIDTH {0} \
  CONFIG.S01_AXI_IN.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI_IN.PHASE {0.0} \
  CONFIG.S01_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_BUSIF {S01_AXI_IN} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_RESET {s01_axi_in_aresetn} \
  CONFIG.S01_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S01_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S02_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.CLK_DOMAIN {} \
  CONFIG.S02_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN.HAS_BRESP {1} \
  CONFIG.S02_AXI_IN.HAS_BURST {0} \
  CONFIG.S02_AXI_IN.HAS_CACHE {0} \
  CONFIG.S02_AXI_IN.HAS_LOCK {0} \
  CONFIG.S02_AXI_IN.HAS_PROT {1} \
  CONFIG.S02_AXI_IN.HAS_QOS {0} \
  CONFIG.S02_AXI_IN.HAS_REGION {0} \
  CONFIG.S02_AXI_IN.HAS_RRESP {1} \
  CONFIG.S02_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S02_AXI_IN.ID_WIDTH {0} \
  CONFIG.S02_AXI_IN.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI_IN.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI_IN.PHASE {0.0} \
  CONFIG.S02_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_BUSIF {S02_AXI_IN} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_RESET {s02_axi_in_aresetn} \
  CONFIG.S02_AXI_IN_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_aximvoter_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 00:24:47 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Failed to load customization data on the upgraded IP


3. Debug Commands
-----------------






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 00:19:22 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Failed to load customization data on the upgraded IP


3. Debug Commands
-----------------






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 10 00:06:14 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 4) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 23:58:20 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 23:57:23 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_aximvoter_0_1'.


-Upgrade has added interface 'intr00_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr01_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr02_in' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 'intr_out' (xilinx.com:signal:interrupt:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_aximvoter_0_1'. These changes may impact your design.


-Upgraded port 's00_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's00_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 's01_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's01_axi_in_awaddr' width 32 differs from original width 4

-Upgraded port 's02_axi_in_araddr' width 32 differs from original width 4

-Upgraded port 's02_axi_in_awaddr' width 32 differs from original width 4

-Upgrade has removed port 'm_axi_out_error'

-Upgrade has removed port 'm_axi_out_init_axi_txn'

-Upgrade has removed port 'm_axi_out_txn_done'

-Upgrade has added port 'intr00_in'

-Upgrade has added port 'intr01_in'

-Upgrade has added port 'intr02_in'

-Upgrade has added port 'intr_out'


4. Customization warnings
-------------------------

Parameter 'C_S02_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S02_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_M_AXI_OUT_START_DATA_VALUE' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '0xAA000000'

Parameter 'C_M_AXI_OUT_TARGET_SLAVE_BASE_ADDR' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '0x40000000'

Parameter 'C_M_AXI_OUT_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_OUT_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_OUT_TRANSACTIONS_NUM' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_S00_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S00_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'

Parameter 'C_S01_AXI_IN_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_S01_AXI_IN_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '4'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:aximvoter:1.0 -user_name design_1_aximvoter_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_aximvoter_0_1} \
  CONFIG.M_AXI_OUT.ADDR_WIDTH {32} \
  CONFIG.M_AXI_OUT.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.BUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_OUT.DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT.HAS_BRESP {1} \
  CONFIG.M_AXI_OUT.HAS_BURST {0} \
  CONFIG.M_AXI_OUT.HAS_CACHE {0} \
  CONFIG.M_AXI_OUT.HAS_LOCK {0} \
  CONFIG.M_AXI_OUT.HAS_PROT {1} \
  CONFIG.M_AXI_OUT.HAS_QOS {0} \
  CONFIG.M_AXI_OUT.HAS_REGION {0} \
  CONFIG.M_AXI_OUT.HAS_RRESP {1} \
  CONFIG.M_AXI_OUT.HAS_WSTRB {1} \
  CONFIG.M_AXI_OUT.ID_WIDTH {0} \
  CONFIG.M_AXI_OUT.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_OUT.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI_OUT.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.M_AXI_OUT.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_OUT.PHASE {0.0} \
  CONFIG.M_AXI_OUT.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_OUT.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_OUT.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.RUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_OUT.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.WUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_BUSIF {M_AXI_OUT} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_RESET {m_axi_out_aresetn} \
  CONFIG.M_AXI_OUT_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_OUT_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_OUT_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_CLK.PHASE {0.0} \
  CONFIG.M_AXI_OUT_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S00_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN.HAS_BRESP {1} \
  CONFIG.S00_AXI_IN.HAS_BURST {0} \
  CONFIG.S00_AXI_IN.HAS_CACHE {0} \
  CONFIG.S00_AXI_IN.HAS_LOCK {0} \
  CONFIG.S00_AXI_IN.HAS_PROT {1} \
  CONFIG.S00_AXI_IN.HAS_QOS {0} \
  CONFIG.S00_AXI_IN.HAS_REGION {0} \
  CONFIG.S00_AXI_IN.HAS_RRESP {1} \
  CONFIG.S00_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S00_AXI_IN.ID_WIDTH {0} \
  CONFIG.S00_AXI_IN.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI_IN.PHASE {0.0} \
  CONFIG.S00_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_BUSIF {S00_AXI_IN} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_RESET {s00_axi_in_aresetn} \
  CONFIG.S00_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S01_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN.HAS_BRESP {1} \
  CONFIG.S01_AXI_IN.HAS_BURST {0} \
  CONFIG.S01_AXI_IN.HAS_CACHE {0} \
  CONFIG.S01_AXI_IN.HAS_LOCK {0} \
  CONFIG.S01_AXI_IN.HAS_PROT {1} \
  CONFIG.S01_AXI_IN.HAS_QOS {0} \
  CONFIG.S01_AXI_IN.HAS_REGION {0} \
  CONFIG.S01_AXI_IN.HAS_RRESP {1} \
  CONFIG.S01_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S01_AXI_IN.ID_WIDTH {0} \
  CONFIG.S01_AXI_IN.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S01_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S01_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI_IN.PHASE {0.0} \
  CONFIG.S01_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_BUSIF {S01_AXI_IN} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_RESET {s01_axi_in_aresetn} \
  CONFIG.S01_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S01_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI_IN.ADDR_WIDTH {4} \
  CONFIG.S02_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN.HAS_BRESP {1} \
  CONFIG.S02_AXI_IN.HAS_BURST {0} \
  CONFIG.S02_AXI_IN.HAS_CACHE {0} \
  CONFIG.S02_AXI_IN.HAS_LOCK {0} \
  CONFIG.S02_AXI_IN.HAS_PROT {1} \
  CONFIG.S02_AXI_IN.HAS_QOS {0} \
  CONFIG.S02_AXI_IN.HAS_REGION {0} \
  CONFIG.S02_AXI_IN.HAS_RRESP {1} \
  CONFIG.S02_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S02_AXI_IN.ID_WIDTH {0} \
  CONFIG.S02_AXI_IN.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S02_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S02_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI_IN.PHASE {0.0} \
  CONFIG.S02_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_BUSIF {S02_AXI_IN} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S02_AXI_IN_CLK.ASSOCIATED_RESET {s02_axi_in_aresetn} \
  CONFIG.S02_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S02_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S02_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_aximvoter_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 23:56:35 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 5) to (Rev. 1)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value 'aximvoter_v1_0' on parameter 'Component Name' due to the following failure - 
Validation failed for parameter 'Component Name(Component_Name)' with value 'aximvoter_v1_0' for BD Cell 'design_1_aximvoter_0_1'. The specified IP name 'aximvoter_v1_0' is reserved. Please specify a different IP name.
. Restoring to an old valid value of 'design_1_aximvoter_0_1'

Parameter 'C_M_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'

Parameter 'C_M_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_aximvoter_0_1', and cannot be set to '32'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:aximvoter:1.0 -user_name design_1_aximvoter_0_1
set_property -dict "\
  CONFIG.C_S00_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_IN_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_IN_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {aximvoter_v1_0} \
  CONFIG.M_AXI_OUT.ADDR_WIDTH {32} \
  CONFIG.M_AXI_OUT.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.BUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_OUT.DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT.HAS_BRESP {1} \
  CONFIG.M_AXI_OUT.HAS_BURST {0} \
  CONFIG.M_AXI_OUT.HAS_CACHE {0} \
  CONFIG.M_AXI_OUT.HAS_LOCK {0} \
  CONFIG.M_AXI_OUT.HAS_PROT {1} \
  CONFIG.M_AXI_OUT.HAS_QOS {0} \
  CONFIG.M_AXI_OUT.HAS_REGION {0} \
  CONFIG.M_AXI_OUT.HAS_RRESP {1} \
  CONFIG.M_AXI_OUT.HAS_WSTRB {1} \
  CONFIG.M_AXI_OUT.ID_WIDTH {0} \
  CONFIG.M_AXI_OUT.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_OUT.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI_OUT.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_OUT.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.M_AXI_OUT.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_OUT.PHASE {0.0} \
  CONFIG.M_AXI_OUT.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_OUT.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_OUT.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.RUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_OUT.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI_OUT.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_OUT.WUSER_WIDTH {0} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_BUSIF {M_AXI_OUT} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_OUT_CLK.ASSOCIATED_RESET {m_axi_out_aresetn} \
  CONFIG.M_AXI_OUT_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_OUT_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_OUT_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_OUT_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_CLK.PHASE {0.0} \
  CONFIG.M_AXI_OUT_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_OUT_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S00_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN.HAS_BRESP {1} \
  CONFIG.S00_AXI_IN.HAS_BURST {0} \
  CONFIG.S00_AXI_IN.HAS_CACHE {0} \
  CONFIG.S00_AXI_IN.HAS_LOCK {0} \
  CONFIG.S00_AXI_IN.HAS_PROT {1} \
  CONFIG.S00_AXI_IN.HAS_QOS {0} \
  CONFIG.S00_AXI_IN.HAS_REGION {0} \
  CONFIG.S00_AXI_IN.HAS_RRESP {1} \
  CONFIG.S00_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S00_AXI_IN.ID_WIDTH {0} \
  CONFIG.S00_AXI_IN.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI_IN.PHASE {0.0} \
  CONFIG.S00_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_BUSIF {S00_AXI_IN} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_IN_CLK.ASSOCIATED_RESET {s00_axi_in_aresetn} \
  CONFIG.S00_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S01_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN.HAS_BRESP {1} \
  CONFIG.S01_AXI_IN.HAS_BURST {0} \
  CONFIG.S01_AXI_IN.HAS_CACHE {0} \
  CONFIG.S01_AXI_IN.HAS_LOCK {0} \
  CONFIG.S01_AXI_IN.HAS_PROT {1} \
  CONFIG.S01_AXI_IN.HAS_QOS {0} \
  CONFIG.S01_AXI_IN.HAS_REGION {0} \
  CONFIG.S01_AXI_IN.HAS_RRESP {1} \
  CONFIG.S01_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S01_AXI_IN.ID_WIDTH {0} \
  CONFIG.S01_AXI_IN.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S01_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S01_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI_IN.PHASE {0.0} \
  CONFIG.S01_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI_IN.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_BUSIF {S01_AXI_IN} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_PORT {} \
  CONFIG.S01_AXI_IN_CLK.ASSOCIATED_RESET {s01_axi_in_aresetn} \
  CONFIG.S01_AXI_IN_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_IN_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_IN_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_IN_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_CLK.PHASE {0.0} \
  CONFIG.S01_AXI_IN_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_IN_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI_IN.ADDR_WIDTH {32} \
  CONFIG.S02_AXI_IN.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.BUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI_IN.DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_IN.HAS_BRESP {1} \
  CONFIG.S02_AXI_IN.HAS_BURST {0} \
  CONFIG.S02_AXI_IN.HAS_CACHE {0} \
  CONFIG.S02_AXI_IN.HAS_LOCK {0} \
  CONFIG.S02_AXI_IN.HAS_PROT {1} \
  CONFIG.S02_AXI_IN.HAS_QOS {0} \
  CONFIG.S02_AXI_IN.HAS_REGION {0} \
  CONFIG.S02_AXI_IN.HAS_RRESP {1} \
  CONFIG.S02_AXI_IN.HAS_WSTRB {1} \
  CONFIG.S02_AXI_IN.ID_WIDTH {0} \
  CONFIG.S02_AXI_IN.INSERT_VIP {0} \
  CONFIG.S02_AXI_IN.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI_IN.NUM_READ_OUTSTANDING {8} \
  CONFIG.S02_AXI_IN.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI_IN.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S02_AXI_IN.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI_IN.PHASE {0.0} \
  CONFIG.S02_AXI_IN.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI_IN.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI_IN.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.RUSER_WIDTH {0} \
  CONFIG.S02_AXI_IN.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI_IN.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI_IN.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI_IN.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI_IN.WUSER_WIDTH {0} " [get_ips design_1_aximvoter_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 23:45:07 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Failed to load customization data on the upgraded IP


3. Debug Commands
-----------------






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 22:27:00 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 21:58:32 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_aximvoter_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_aximvoter_0_1 (user.org:user:aximvoter:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_aximvoter_0_1'.


-Upgrade has added interface 's02_axi_in_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's02_axi_in_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_aximvoter_0_1'. These changes may impact your design.


-Upgrade has added port 's02_axi_in_aclk'

-Upgrade has added port 's02_axi_in_aresetn'


