[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of IIS2DHTR production of ST MICROELECTRONICS from the text:This is information on a product in full production. April 2015 DocID027668 Rev 2 1/49IIS2DH\nUltra-low-power high-performance 3-axis accelerometer\n with digital output for industrial applications\nDatasheet - production data\nFeatures\n\uf0b7Wide supply voltage, 1.71 V to 3.6 V\n\uf0b7Independent IOs supply (1.8 V) and supply \nvoltage compatible\n\uf0b7Ultra-low power consumption down to 2 μA \n\uf0b7\uf0b12g/±4g/\uf0b18g/\uf0b116g selectable full scales\n\uf0b7I2C/SPI digital output interface\n\uf0b73 operating modes: low-power, normal, high-\nresolution mode\n\uf0b72 independent programmable interrupt \ngenerators for free-fall and motion detection\n\uf0b76D/4D orientation detection\n\uf0b7Motion detection & free-fall detection\n\uf0b7“Sleep-to-wake” and “return-to-sleep” functions\n\uf0b7Embedded FIFO\n\uf0b7Embedded self-test\n\uf0b7Embedded temperature sensor\n\uf0b7ECOPACK®, RoHS and “Green” compliant\nApplications\n\uf0b7Robotics\n\uf0b7Anti-tampering devices\n\uf0b7Vibration monitoring\n\uf0b7Tilt/inclination measurements\n\uf0b7Impact recognition and logging\n\uf0b7Industrial tools and factory equipment\n\uf0b7Motion-activated functionsDescription\nThe IIS2DH is an ultra-low-power high-\nperformance three-axis linear accelerometer with digital I\n2C/SPI serial interface standard output. \nThe IIS2DH has user-selectable full scales of \n\uf0b12g/±4g/\uf0b18g/\uf0b116g and is capable of measuring \naccelerations with output data rates from 1 Hz to 5.3 kHz.\nThe device may be configured to generate \ninterrupt signals by two independent inertial wake-up/free-fall events as well as by the position of the device itself.\nThe self-test capability allows the user to check \nthe functionality of the sensor in the final application.\nThe IIS2DH is available in a small thin plastic land \ngrid array package (LGA) and is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.LGA-12 (2.0x2.0x1 mm)  \nTable 1. Device summary\nOrder \ncodeTemperature \nrange [\uf0b0C]Package Packaging\nIIS2DHTR -40 to +85 LGA-12Tape and \nreel\nwww.st.com\nContents IIS2DH\n2/49 DocID027668 Rev 2Contents\n1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n1.1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n1.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2 Mechanical and electrical specifications  . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102.2 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122.4 Communication interface characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.4.1 SPI - serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.4.2 I2C - inter-IC control interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.5 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n2.6 Terminology and functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTerminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.6.1 Sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.6.2 Zero-g level  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16Functionality. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.6.3 High-resolution, normal mode, low-power mode . . . . . . . . . . . . . . . . . . 162.6.4 Self-test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172.6.5 6D / 4D orientation detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172.6.6 “Sleep-to-wake” and “Return-to-sleep”  . . . . . . . . . . . . . . . . . . . . . . . . . 18\n2.7 Sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n2.8 IC interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182.9 Factory calibration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192.10 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192.11 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3 Application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.1 Soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n4 Digital main blocks  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.1 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.1.1 Bypass mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nDocID027668 Rev 2 3/49IIS2DH Contents\n494.1.2 FIFO mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n4.1.3 Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224.1.4 Stream-to-FIFO mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224.1.5 Retrieving data from FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n5 Digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1 I2C serial interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n5.1.1 I2C operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n5.2 SPI bus interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n5.2.1 SPI read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 275.2.2 SPI write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 285.2.3 SPI read in 3-wire mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n6 Register mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n7 Register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n7.1 STATUS_REG_AUX (07h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n7.2 OUT_TEMP_L (0Ch), OUT_TEMP_H (0Dh)  . . . . . . . . . . . . . . . . . . . . . . 327.3 INT_COUNTER_REG (0Eh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327.4 WHO_AM_I (0Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327.5 TEMP_CFG_REG (1Fh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327.6 CTRL_REG1 (20h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337.7 CTRL_REG2 (21h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 347.8 CTRL_REG3 (22h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 357.9 CTRL_REG4 (23h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 357.10 CTRL_REG5 (24h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367.11 CTRL_REG6 (25h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367.12 REFERENCE/DATACAPTURE (26h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377.13 STATUS_REG (27h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377.14 OUT_X_L (28h), OUT_X_H (29h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387.15 OUT_Y_L (2Ah), OUT_Y_H (2Bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387.16 OUT_Z_L (2Ch), OUT_Z_H (2Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387.17 FIFO_CTRL_REG (2Eh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387.18 FIFO_SRC_REG (2Fh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387.19 INT1_CFG (30h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nContents IIS2DH\n4/49 DocID027668 Rev 27.20 INT1_SRC (31h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n7.21 INT1_THS (32h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 407.22 INT1_DURATION (33h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 417.23 INT2_CFG (34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 417.24 INT2_SRC (35h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 427.25 INT2_THS (36h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 437.26 INT2_DURATION (37h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 437.27 CLICK_CFG (38h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 437.28 CLICK_SRC (39h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 447.29 CLICK_THS (3Ah)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 457.30 TIME_LIMIT (3Bh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 457.31 TIME_LATENCY (3Ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 457.32 TIME_WINDOW (3Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 457.33 Act_THS (3Eh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467.34 Act_DUR (3Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n8 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n8.1 LGA package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nDocID027668 Rev 2 5/49IIS2DH List of tables\n49List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 9\nTable 3. Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nTable 4. Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1\nTable 5. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 12\nTable 6. SPI slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 7. I2C slave timing values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nTable 8. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 9. Operating mode selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 16\nTable 10. Turn-on time for operating mode transition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17Table 11. Current consumption of operating modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17Table 12. Serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 23\nTable 13. I\n2C terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 3\nTable 14. SAD+read/write patterns. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 24\nTable 15. Transfer when master is writing one byte to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 16. Transfer when master is writing multiple bytes to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . 25Table 17. Transfer when master is receiving (reading) one byte of data from slave  . . . . . . . . . . . . . 25Table 18. Transfer when master is receiving (reading) multiple bytes of data from slave . . . . . . . . . 25Table 19. Register address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 20. STATUS_REG_AUX register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2\nTable 21. STATUS_REG_AUX description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32Table 22. INT_COUNTER_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32Table 23. WHO_AM_I register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nTable 24. TEMP_CFG_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 2\nTable 25. TEMP_CFG_REG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32Table 26. CTRL_REG1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 33\nTable 27. CTRL_REG1 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 28. Data rate configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 29. CTRL_REG2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 34\nTable 30. CTRL_REG2 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 31. High-pass filter mode configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 4\nTable 32. Low-power mode - high-pass filter cutoff frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34Table 33. CTRL_REG3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 35\nTable 34. CTRL_REG3 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 35. CTRL_REG4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 35\nTable 36. CTRL_REG4 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 37. Self-test mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 38. CTRL_REG5 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 39. CTRL_REG5 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 40. CTRL_REG6 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 41. CTRL_REG6 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 42. REFERENCE/DATACAPTURE register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37Table 43. REFERENCE/DATACAPTURE description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37Table 44. STATUS_REG register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 37\nTable 45. STATUS_REG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .3 7\nTable 46. FIFO_CTRL_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .3 8\nTable 47. FIFO_CTRL_REG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 8\nTable 48. FIFO mode configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nList of tables IIS2DH\n6/49 DocID027668 Rev 2Table 49. FIFO_SRC_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .3 8\nTable 50. FIFO_SRC_REG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 51. INT1_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 52. INT1_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 39\nTable 53. Interrupt mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 39\nTable 54. INT1_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 55. INT1_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 40\nTable 56. INT1_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 57. INT1_THS description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 58. INT1_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .4 1\nTable 59. INT1_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 60. INT2_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 61. INT2_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 41\nTable 62. Interrupt mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 42\nTable 63. INT2_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nTable 64. INT2_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 42\nTable 65. INT2_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 66. INT2_THS description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 67. INT2_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .4 3\nTable 68. INT2_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 69. CLICK_CFG register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 70. CLICK_CFG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 44\nTable 71. CLICK_SRC register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 72. CLICK_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 44\nTable 73. CLICK_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 74. CLICK_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 45\nTable 75. TIME_LIMIT register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 45\nTable 76. TIME_LIMIT description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 45\nTable 77. TIME_LATENCY register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 78. TIME_LATENCY description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 79. TIME_WINDOW register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 80. TIME_WINDOW description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 81. Act_THS register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 82. Act_THS description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 46\nTable 83. Act_DUR register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 46\nTable 84. Act_DUR description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 46\nTable 85. Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 48\nDocID027668 Rev 2 7/49IIS2DH List of figures\n49List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 8\nFigure 2. Pin connections  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 3. SPI slave timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 13\nFigure 4. I2C slave timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 5. IIS2DH electrical connections. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 20\nFigure 6. Read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nFigure 7. SPI read protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 8. Multiple byte SPI read protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27Figure 9. SPI write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 28\nFigure 10. Multiple byte SPI write protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28Figure 11. SPI read protocol in 3-wire mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 12. LGA-12 package outline and mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nBlock diagram and pin description IIS2DH\n8/49 DocID027668 Rev 21 Block diagram and pin description\n1.1 Block diagram\nFigure 1. Block diagram\n1.2 Pin description\nFigure 2. Pin connections&+$5*(\n$03/,),(5<\x0e\n=\x0e\n<\x10=\x10D;\x0e\n;\x10,\x15&\n63,&6\n6&/\x1263&6'$\x126',\x126'26'2\x126$\x13\n&21752/ \x03/2*,&\n\t\n,17(55837 *(1\x11,17\x03\x14\x03\n&/2&.75,00,1*\n&,5&8,767HPSHUDWXUH6(/)\x03 7(67&21752/\x03\n$\x12'\x03\n&219(57(5\n,17\x03\x15\x0308;\n\x16\x15\x03/HYHO\n),)2/2*,&\n6HQVRU\n$0\x14\x13\x15\x14\x1b9\x15\n\x0b7239,(:\x0c\n',5(&7,212)7+(\n'(7(&7$%/(\n$&&(/(5$7,216<\x14\n;=\n*1'6&/\x1263&\n6'$\x126',\x126'2&6\n6'2\x126$\x13 *1'\n5(6 ,17\x14\n9GGB,2\n\x0b%277209,(:\x0c\x17\x14\n\x18\x19*1'\x14\x14\n,17\x15\n\x1a\x14\x13\n9GG\x14\x15\nDocID027668 Rev 2 9/49IIS2DH Block diagram and pin description\n49          Table 2. Pin description \nPin# Name Function\n1SCL\nSPCI2C serial clock (SCL)\nSPI serial port clock (SPC)\n2C SSPI enable\nI2C/SPI mode selection:\n1: SPI idle mode / I2C communication enabled \n0: SPI communication mode / I2C disabled\n3SDO\nSA0SPI serial data output (SDO)\nI2C less significant bit of the device address (SA0)\n4SDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)\n5 Res Connect to GND6 GND 0 V supply7 GND 0 V supply8 GND 0 V supply9 Vdd Power supply\n10 Vdd_IO Power supply for I/O pins\n11 INT2 Interrupt pin 2\n12 INT1 Interrupt pin 1\nMechanical and electrical specifications IIS2DH\n10/49 DocID027668 Rev 22 Mechanical and electrical specifications\n2.1 Mechanical characteristics\n@ Vdd = 2.5 V, T = 25 °C unless otherwise noted(a)\na. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V. Table 3. Mechanical characteristics \nSymbol Parameter Test conditions Min.(1)Typ.(2)Max.(1)Unit\nFS Measurement range(3)FS bits set to 00 ±2.0\ngFS bits set to 01 ±4.0\nFS bits set to 10 ±8.0FS bits set to 11 ±16.0\nSo Sensitivity FS bits set to 00; \nNormal mode3.52 3.91 4.30\nmg/digitFS bits set to 00; \nHigh-resolution mode0.88 0.98 1.07\nFS bits set to 00; \nLow-power mode14.06 15.63 17.19\nFS bits set to 01;\nNormal mode7.03 7.81 8.59\nmg/digitFS bits set to 01;\nHigh-resolution mode1.76 1.95 2.15\nFS bits set to 01;\nLow-power mode28.13 31.25 34.38\nFS bits set to 10;\nNormal mode14.06 15.63 17.19\nmg/digitFS bits set to 10;\nHigh-resolution mode3.52 3.91 4.30\nFS bits set to 10;\nLow-power mode56.25 62.50 68.75\nFS bits set to 11;\nNormal mode42.25 46.95 51.64\nmg/digitFS bits set to 11;\nHigh-resolution mode10.55 11.72 12.90\nFS bits set to 11;\nLow-power mode169.81 188.68 207.55\nTCSoSensitivity change vs. \ntemperatureFS bits set to 00 ±0.01 %/°C\nTyOffTypical zero- g level \noffset accuracy\n(4) FS bits set to 00 -90 ±40 +90 m g\nDocID027668 Rev 2 11/49IIS2DH Mechanical and electrical specifications\n492.2 Temperature sensor characteristics\n@ Vdd = 2.5 V, T = 25 °C unless otherwise noted(b)TCOffZero- g level change \nvs. temperatureMax delta from 25 °C ±0.5 m g/°C\nVstSelf-test \noutput change(5) (6) (7)FS bits set to 00\nX-axis; Normal mode17 360 LSb\nFS bits set to 00\nY-axis; Normal mode17 360 LSb\nFS bits set to 00\nZ-axis; Normal mode17 360 LSb\nTopOperating \ntemperature range-40 +85 °C\n1. Minimum and maximum values are based on characterization data and are not guaranteed\n2. Typical specifications are not guaranteed.3. Verified by wafer level test and measurement of initial offset and sensitivity.4. Typical zero-g level offset value after factory calibration test at socket level.5. The sign of “Self-test output change” is defined by the ST bit in CTRL_REG4 (23h) , for all axes.\n6.\n“Self-test output change” is defined as the absolute value of:\nOUTPUT[LSb](Self test enabled)  - OUTPUT[LSb](Self test disabled) . 1LSb = 4 m g at 10-bit representation, ±2 g full scale\n7. After enabling the ST bit, correct data is obtained after two samples (low-power mode / normal mode) or after eight samples \n(high-resolution mode).Table 3. Mechanical characteristics (continued)\nSymbol Parameter Test conditions Min.(1)Typ.(2)Max.(1)Unit\nb. The product is factory calibrated at 2.5 V. Temperature sensor operation is guaranteed in the range 2 V - 3.6 V.Table 4. Temperature sensor characteristics\nSymbol Parameter Min. Typ.(1)\n1. Typical specifications are not guaranteed.Max. Unit\nTSDrTemperature sensor output \nchange vs. temperature1 digit/°C(2)\n2. 8-bit resolution.TODR Temperature refresh rate ODR(3)\n3. Refer to Table 28 .Hz\nTop Operating temperature range -40 +85 °C\nMechanical and electrical specifications IIS2DH\n12/49 DocID027668 Rev 22.3 Electrical characteristics\n@ Vdd = 2.5 V, T = 25 °C unless otherwise noted(c)\nc. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V.Table 5. Electrical characteristics\nSymbol Parameter Test conditions Min. Typ.(1)Max. Unit\nVdd Supply voltage 1.71 2.5 3.6 V\nVdd_IO I/O pins supply voltage(2)1.71 Vdd+0.1 V\nIddCurrent consumption\nin normal mode50 Hz ODR 11 μA\nIddCurrent consumption\nin normal mode1 Hz ODR 2 μA\nIddLPCurrent consumption\nin low-power mode50 Hz ODR 6 μA\nIddPdnCurrent consumption \nin power-down mode0.5 μA\nVIH Digital high-level input voltage 0.8*Vdd_IO V\nVIL Digital low-level input voltage 0.2*Vdd_IO V\nVOH High-level output voltage 0.9*Vdd_IO V\nVOL Low-level output voltage 0.1*Vdd_IO V\nTop Operating temperature range -40 +85 °C\n1. Typical specification are not guaranteed.\n2. It is possible to remove Vdd, maintaining Vdd_IO without blocking the communication busses, in this condition the \nmeasurement chain is powered off.\nDocID027668 Rev 2 13/49IIS2DH Mechanical and electrical specifications\n492.4 Communication interface characteristics\n2.4.1 SPI - serial peripheral interface\nSubject to general operating conditions for Vdd and Top.\n          \nFigure 3. SPI slave timing diagram\n1. When no communication is ongoing, data on SDO is driven by internal pull-up resistors.\nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output \nports.Table 6. SPI slave timing values\nSymbol ParameterValue (1)\nUnit\nMin Max\ntc(SPC) SPI clock cycle 100 ns\nfc(SPC) SPI clock frequency 10 MHz\ntsu(CS) CS setup time 5\nnsth(CS) CS hold time 20\ntsu(SI) SDI input setup time 5\nth(SI) SDI input hold time 15\ntv(SO) SDO valid output time 50\nth(SO) SDO output hold time 5\ntdis(SO) SDO output disable time 50\n1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not \ntested in production.\n63&&6\n6',\n6'2WVX\x0b&6\x0c\nWY\x0b62\x0c WK\x0b62\x0cWK\x0b6,\x0c WVX\x0b6,\x0cWK\x0b&6\x0c\nWGLV\x0b62\x0cWF\x0b63&\x0c\n06%\x03,1\x03\n06%\x03287 /6%\x03287/6%\x03,1\x03\x0b\x14\x0c\x03\n\x0b\x14\x0c\x03\n\x0b\x14\x0c\x03\n\x0b\x14\x0c\x03\x0b\x14\x0c\n\x0b\x14\x0c\n\x0b\x14\x0c\n\x0b\x14\x0c\nMechanical and electrical specifications IIS2DH\n14/49 DocID027668 Rev 22.4.2 I2C - inter-IC control interface\nSubject to general operating conditions for Vdd and top.\nFigure 4. I2C slave timing diagram \nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.Table 7. I2C slave timing values\nSymbol ParameterI2C standard mode (1)I2C fast mode (1)\nUnit\nMin Max Min Max\nf(SCL) SCL clock frequency 0 100 0 400 kHz\ntw(SCLL) SCL clock low time 4.7 1.3\nμs\ntw(SCLH) SCL clock high time 4.0 0.6\ntsu(SDA) SDA setup time 250 100 ns\nth(SDA) SDA data hold time 0 3.45 0 0.9 μs\nth(ST) START condition hold time 4 0.6\nμstsu(SR)Repeated START condition \nsetup time4.7 0.6\ntsu(SP) STOP condition setup time 4 0.6\ntw(SP:SR)Bus free time between STOP \nand START condition4.7 1.3\n1. Data based on standard I2C protocol requirement, not tested in production.\n6'$\n6&/WVX\x0b63\x0c\nWZ\x0b6&//\x0cWVX\x0b6'$\x0cWVX\x0b65\x0c\nWK\x0b67\x0c WZ\x0b6&/+\x0cWK\x0b6'$\x0cWZ\x0b63\x1d65\x0c67$575(3($7('\n67$57\n672367$57\nDocID027668 Rev 2 15/49IIS2DH Mechanical and electrical specifications\n492.5 Absolute maximum ratings\nStresses above those listed as “absolute maximum ratings” may cause permanent damage \nto the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.\n          \nNote: Supply voltage on any pin should never exceed 4.8 V  Table 8. Absolute maximum ratings\nSymbol Ratings Maximum value Unit\nVdd Supply voltage -0.3 to 4.8 V\nVdd_IO Supply voltage on I/O pins -0.3 to 4.8 V\nVinInput voltage on any control pin \n(CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0) -0.3 to Vdd_IO +0.3 V\nAPOW Acceleration (any axis, powered, Vdd = 2.5 V)3000 g for 0.5 ms\n10000 g for 0.1 ms\nAUNP Acceleration (any axis, unpowered)3000 g for 0.5 ms\n10000 g for 0.1 ms\nTOP Operating temperature range -40 to +85 °C\nTSTG Storage temperature range -40 to +125 °C\nESD Electrostatic discharge protection (HBM)  2 kV\nThis device is sensitive to mechanical shock, improper handling can cause \npermanent damage to the part.\nThis device is sensitive to electrostatic discharge (ESD), improper handling can \ncause permanent damage to the part. \n\nMechanical and electrical specifications IIS2DH\n16/49 DocID027668 Rev 22.6 Terminology and functionality\nTerminology\n2.6.1 Sensitivity\nSensitivity describes the gain of the sensor and can be determined by applying 1 g \nacceleration to it. As the sensor can measure DC accelerations, this can be done easily by pointing the axis of interest towards the center of the Earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ±1 g acceleration is applied to the sensor. Subtracting the larger output value from the \nsmaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.\n2.6.2 Zero- g level\nThe zero- g level offset (TyOff) describes the deviation of an actual output signal from the \nideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g for the X-axis and 0 g for the Y-axis whereas the Z-axis will \nmeasure 1 g. The output is ideally in the middle of the dynamic range of the sensor (content \nof OUT registers 00h, data expressed as two’s complement number). A deviation from the ideal value in this case is called zero- g offset. Offset is to some extent a result of stress to \nthe MEMS sensor and therefore the offset can slightly change after mounting the sensor on a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see Table 3  “Zero- g level change vs. temperature” (TCOff). The zero- g \nlevel tolerance (TyOff) describes the standard deviation of the range of zero- g levels of a \npopulation of sensors. \nFunctionality\n2.6.3 High-resolution, normal mode, low-power mode\nThe IIS2DH provides three different operating modes: high-resolution mode , normal mode  \nand low-power mode . \nThe table below summarizes how to select the different operating modes.\nTable 9. Operating mode selection\nOperating modeCTRL_REG1[3]\n(LPen bit)CTRL_REG4[3]\n(HR bit)BW [Hz]Turn-on \ntime [ms]So @ ±2 g\n[mg/digit]\nLow-power mode \n(8-bit data output)1 0 ODR/2 1 16\nNormal mode\n(10-bit data output)0 0 ODR/2 1.6 4\nHigh-resolution mode\n(12-bit data output)0 1 ODR/9 7/ODR 1\nNot allowed 1 1 -- -- --\nDocID027668 Rev 2 17/49IIS2DH Mechanical and electrical specifications\n49The turn-on time to transition to another operating mode is given in Table 10 .\n2.6.4 Self-test\nThe self-test allows the user to check the sensor functionality without moving it. When the \nself-test is enabled, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs will exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When the self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified inside Table 3 , then the sensor is working properly \nand the parameters of the interface chip are within the defined specifications.\n2.6.5 6D / 4D orientation detection\nThe IIS2DH includes 6D / 4D orientation detection.Table 10. Turn-on time for operating mode transition\nOperating mode changeTurn-on time\n[ms]\n12-bit mode to 8-bit mode 1/ODR\n12-bit mode to 10-bit mode 1/ODR10-bit mode to 8-bit mode 1/ODR10-bit mode to 12-bit mode 7/ODR8-bit mode to 10-bit mode 1/ODR8-bit mode to 12-bit mode 7/ODR\nTable 11. Current consumption of operating modes\nOperating mode [Hz]Low-power mode \n(8-bit data output) \n[μA]Normal mode \n(10-bit data output)\n[μA]High resolution\n(12-bit data output)\n[μA]\n12 2 2\n10 3 4 425 4 6 650 6 11 11100 10 20 20200 18 38 38400 36 73 731344 -- 185 1851620 100 -- --5376 185 -- --\nMechanical and electrical specifications IIS2DH\n18/49 DocID027668 Rev 26D / 4D orientation recognition\nIn this configuration the interrupt is generated when the device is stable in a known \ndirection. In 4D configuration, detection of the position of the Z-axis is disabled.\n2.6.6 “Sleep-to-wake” and “Return-to-sleep”\nThe IIS2DH can be programmed to automatically switch to low-power mode upon \nrecognition of a determined event.Once the event condition is over, the device returns back to the preset normal or high-resolution mode.\nTo enable this function the desired threshold value must be stored inside the Act_THS (3Eh)  \nregister while the duration value is written inside the Act_DUR (3Fh)  register.\nWhen the acceleration falls below the threshold value, the device automatically switches to \nlow-power mode (10Hz ODR).During this condition, the ODR[3:0] bits and the LPen bit inside CTRL_REG1 (20h)  and the \nHR bit in CTRL_REG3 (22h)  are not considered. \nAs soon as the acceleration rises above threshold, the module restores the operating mode \nand ODRs as determined by the CTRL_REG1 (20h)  and CTRL_REG3 (22h)  settings.\n2.7 Sensing element \nA proprietary process is used to create a surface micromachined accelerometer. The \ntechnology processes suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. \nTo be compatible with traditional packaging techniques, a cap is placed on top of the \nsensing element to avoid blocking the moving parts during the molding phase of the plastic encapsulation.\nWhen an acceleration is applied to the sensor, the proof mass displaces from its nominal \nposition, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.\nAt steady state the nominal value of the capacitors are a few pF and when an acceleration is \napplied, the maximum variation of the capacitive load is in the fF range.\n2.8 IC interface\nThe complete measurement chain is composed of a low-noise capacitive amplifier which \nconverts the capacitive unbalance of the MEMS sensor into an analog voltage that will be available to the user through an analog-to-digital converter.\nThe acceleration data may be accessed through an I\n2C/SPI interface, thus making the \ndevice particularly suitable for direct interfacing with a microcontroller.\nThe IIS2DH features a data-ready signal (DRDY) which indicates when a new set of \nmeasured acceleration data is available, thus simplifying data synchronization in the digital system that uses the device.\nThe IIS2DH may also be configured to generate an inertial wake-up and free-fall interrupt \nsignal according to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.\nDocID027668 Rev 2 19/49IIS2DH Mechanical and electrical specifications\n492.9 Factory calibration\nThe IC interface is factory calibrated for sensitivity (So) and zero- g level (TyOff). \nThe trim values are stored inside the device in non-volatile memory. Any time the device is \nturned on, these values are downloaded into the registers to be used during active operation. This allows using the device without further calibration.\n2.10 FIFO\nThe IIS2DH contains a 10-bit, 32-level FIFO. Buffered output allows the following operation \nmodes: FIFO, Stream, Stream-to-FIFO and FIFO bypass. When FIFO bypass mode is activated, FIFO is not operating and remains empty. In FIFO mode, measurement data from acceleration detection on the x, y, and z axes are stored in the FIFO buffer.\n2.11 Temperature sensor\nThe IIS2DH is supplied with an internal temperature sensor. Temperature data can be \nenabled by setting the TEMP_EN[1:0] bits to ‘1’ in the TEMP_CFG_REG (1Fh)  register.\nTo retrieve the temperature sensor data the BDU bit in CTRL_REG4 (23h)  must be set to ‘1’.\nBoth the OUT_TEMP_L (0Ch), OUT_TEMP_H (0Dh)  registers must be read.\nTemperature data is stored inside OUT_TEMP_H as two’s complement data in 8-bit format \nleft-justified. \nApplication hints IIS2DH\n20/49 DocID027668 Rev 23 Application hints\nFigure 5. IIS2DH electrical connections\nThe device core is supplied through the Vdd line while the I/O pads are supplied through the \nVdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 μF aluminum) should \nbe placed as near as possible to pin 9 of the device (common design practice).\nAll the voltage and ground supplies must be present at the same time to have proper \nbehavior of the IC (refer to Figure 5 ). It is possible to remove Vdd while maintaining Vdd_IO \nwithout blocking the communication bus, in this condition the measurement chain is powered off.\nThe functionality of the device and the measured acceleration data is selectable and \naccessible through the I\n2C or SPI interfaces. When using the I2C, CS must be tied high.\nThe functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be \ncompletely programmed by the user through the I2C/SPI interface.\n3.1 Soldering information\nThe LGA package is compliant with the ECOPACK®, RoHS and “Green” standard.\nIt is qualified for soldering heat resistance according to JEDEC J-STD-020.\nLeave “Pin 1 Indicator” unconnected during soldering.Land pattern and soldering recommendations are available at \nwww .st.com . 9GGB,2\n'LJLWDO VLJQDO IURP\x12WR VLJQDOFRQWUROOHU\x11\x036LJQDO\x03OHYHOVDUHGHILQHG E\\ SURSHU VHOHFWLRQ RI 9GGB,2\x14\x13\x97)9GG\n\x14\x13\x13Q)\n*1'5(66&/\x1263&\n6'$\x126',\x126'2&6\n6'2\x126$\x13 *1'*1',17\x15\n9GGB,2\n\x17\x14\n\x19\x18*1'\x14\x15,17\x14\n\x1a\x14\x13\n9GG\x14\x13\x13Q)\n\x14\x14\nDocID027668 Rev 2 21/49IIS2DH Digital main blocks\n494 Digital main blocks\n4.1 FIFO\nThe IIS2DH embeds a 32-level FIFO for each of the three output channels, X, Y and Z. This \nallows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. \nIn order to enable the FIFO buffer, the FIFO_EN bit in CTRL_REG5 (24h)  must be set to ‘1’.\nThis buffer can work according to the following different modes: Bypass mode, FIFO mode, \nStream mode and Stream-to-FIFO mode. Each mode is selected by the FM [1:0] bits in FIFO_CTRL_REG (2Eh) . Programmable FIFO watermark level, FIFO empty or FIFO \noverrun events can be enabled to generate dedicated interrupts on the INT1 pin (configuration through CTRL_REG3 (22h) ).\nIn the FIFO_SRC_REG (2Fh)  register the EMPTY bit is equal to ‘1’ when all FIFO samples \nare ready and FIFO is empty.\nIn the FIFO_SRC_REG (2Fh)  register the WTM bit goes to ‘1’ if new data is written in the \nbuffer and FIFO_SRC_REG (2Fh)  (FSS [4:0]) is greater than or equal to FIFO_CTRL_REG \n(2Eh)  (FTH [4:0]). FIFO_SRC_REG (2Fh)  (WTM) goes to ‘0’ if reading an X, Y, Z data slot \nfrom FIFO and FIFO_SRC_REG (2Fh)  (FSS [4:0]) is less than or equal to \nFIFO_CTRL_REG (2Eh)  (FTH [4:0]).\nIn the FIFO_SRC_REG (2Fh)  register the OVRN_FIFO bit is equal to ‘1’ if the FIFO slot is \noverwritten.\n4.1.1 Bypass mode\nIn Bypass mode the FIFO is not operational and for this reason it remains empty. For each channel only the first address is used. The remaining FIFO levels are empty.\nBypass mode must be used in order to reset the FIFO buffer when a different mode is \noperating (i.e. FIFO mode).\n4.1.2 FIFO mode\nIn FIFO mode, the buffer continues filling data from the X, Y and Z accelerometer channels until it is full (a set of 32 samples stored). When the FIFO is full, it stops collecting data from the input channels and the FIFO content remains unchanged.\nAn overrun interrupt can be enabled, I1_OVERRUN = '1' in the CTRL_REG3 (22h)  register, \nin order to be raised when the FIFO stops collecting data. When the overrun interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input channels.\nAfter the last read it is necessary to exit Bypass mode in order to reset the FIFO content. \nAfter this reset command, it is possible to restart FIFO mode just by selecting the FIFO \nmode configuration (FM[1:0] bits) in register FIFO_CTRL_REG (2Eh) .\nDigital main blocks IIS2DH\n22/49 DocID027668 Rev 24.1.3 Stream mode\nIn Stream mode the FIFO continues filling data from the X, Y, and Z accelerometer channels \nuntil the buffer is full (a set of 32 samples stored) at which point the FIFO buffer index restarts from the beginning and older data is replaced by the current data. The oldest values continue to be overwritten until a read operation frees the FIFO slots.\nAn overrun interrupt can be enabled, I1_OVERRUN = '1' in the CTRL_REG3 (22h)  register, \nin order to read the entire contents of the FIFO at once. If, in the application, it is mandatory not to lose data and it is not possible to read at least one sample for each axis within one ODR period, a watermark interrupt can be enabled in order to read partially the FIFO and leave memory slots free for incoming data.\nSetting the FTH [4:0] bit in the FIFO_CTRL_REG (2Eh)  register to an N value, the number \nof X, Y and Z data samples that should be read at the rise of the watermark interrupt is up to (N+1).\n4.1.4 Stream-to-FIFO mode\nIn Stream-to-FIFO mode, data from the X, Y and Z accelerometer channels are collected in a combination of Stream mode and FIFO mode. The FIFO buffer starts operating in Stream mode and switches to FIFO mode when the selected interrupt occurs.\nThe FIFO operating mode changes according to the INT1 pin value if the TR bit is set to ‘0’ \nin the FIFO_CTRL_REG (2Eh) register or the INT2 pin value if the TR bit is set to‘1’ in the \nFIFO_CTRL_REG (2Eh)  register.\nWhen the interrupt pin is selected and the interrupt event is configured on the corresponding \npin, the FIFO operates in Stream mode if the pin value is equal to ‘0’ and it operates in FIFO mode if the pin value is equal to ‘1’. Switching modes is dynamically performed according to the pin value.\nStream-to-FIFO can be used in order to analyze the sampling history that generates an \ninterrupt. The standard operation is to read the contents of FIFO when the FIFO mode is triggered and the FIFO buffer is full and stopped. \n4.1.5 Retrieving data from FIFO\nFIFO data is read from OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L (2Ah), OUT_Y_H \n(2Bh)  and OUT_Z_L (2Ch), OUT_Z_H (2Dh) . When the FIFO is in Stream, Stream-to-FIFO \nor FIFO mode, a read operation to the OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L (2Ah), \nOUT_Y_H (2Bh)  or OUT_Z_L (2Ch), OUT_Z_H (2Dh)  registers provides the data stored in \nthe FIFO. Each time data is read from the FIFO, the oldest X, Y and Z data are placed in the OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L (2Ah), OUT_Y_H (2Bh)  and OUT_Z_L (2Ch), \nOUT_Z_H (2Dh)  registers and both single read and read-burst operations can be used. \nThe address to be read is automatically updated by the device and it rolls back to 0x28 \nwhen register 0x2D is reached. In order to read all FIFO levels in a multiple byte read,192 bytes (6 output registers of 32 levels) have to be read.\nDocID027668 Rev 2 23/49IIS2DH Digital interfaces\n495 Digital interfaces\nThe registers embedded inside the IIS2DH may be accessed through both the I2C and SPI \nserial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.\nThe serial interfaces are mapped to the same pads. To select/exploit the I\n2C interface, the \nCS line must be tied high (i.e. connected to Vdd_IO).\n          \n5.1 I2C serial interface\nThe IIS2DH I2C is a bus slave. The I2C is employed to write data into registers whose \ncontent can also be read back.\nThe relevant I2C terminology is given in the table below.\n          \nThere are two signals associated with the I2C bus: the serial clock line (SCL) and the serial \ndata line (SDA). The latter is a bidirectional line used for sending and receiving data to/from the interface. Both the lines must be connected to Vdd_IO through an external pull-up resistor. When the bus is free, both the lines are high.\nThe I\n2C interface is compliant with fast mode (400 kHz) I2C standards as well as with the \nnormal mode.Table 12. Serial interface pin description\nPin name Pin description\nCSSPI enable\nI2C/SPI mode selection:\n1: SPI idle mode / I2C communication enabled\n0: SPI communication mode / I2C disabled\nSCL\nSPCI2C serial clock (SCL)\nSPI serial port clock (SPC)\nSDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)\nSA0\nSDOI\n2C less significant bit of the device address (SA0)\nSPI serial data output (SDO)\nTable 13. I2C terminology\nTerm Description\nTransmitter The device which sends data to the bus\nReceiver The device which receives data from the bus\nMasterThe device which initiates a transfer, generates clock signals and terminates a \ntransfer\nSlave The device addressed by the master\nDigital interfaces IIS2DH\n24/49 DocID027668 Rev 25.1.1 I2C operation\nThe transaction on the bus is started through a START (ST) signal. A START condition is \ndefined as a high-to-low transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master. \nThe Slave ADdress (SAD) associated to the IIS2DH is 001100xb. The SDO /SA0 pad can be \nused to modify the less significant bit of the device address. If the SA0 pad is connected to the voltage supply, LSb is ‘1’ (address 0011001b), else if the SA0 pad is connected to ground, the LSb value is ‘0’ (address 0011000b). This solution permits to connect and address two different accelerometers to the same I\n2C lines.\nData transfer with acknowledge is mandatory. The transmitter must release the SDA line \nduring the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.\nThe I\n2C embedded inside the IIS2DH behaves like a slave device and the following protocol \nmust be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted: the 7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is ‘1’, the SUB (register address) is automatically increased to allow multiple data read/writes.\nThe slave address is completed with a Read/Write bit. If the bit was ‘1’ (Read), a repeated \nSTART (SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (Write) the master will transmit to the slave with direction unchanged. Table 14  explains how the \nSAD+read/write bit pattern is composed, listing all the possible configurations.\nTable 14. SAD+read/write patterns\nCommand SAD[6:1] SAD[0] = SA0 R/W SAD+R/W\nRead 001100 0 1 00110001 (31h)\nWrite 001100 0 0 00110000 (30h)\nRead 001100 1 1 00110011 (33h)\nWrite 001100 1 0 00110010 (32h)\nTable 15. Transfer when master is writing one byte to slave\nMaster ST SAD + W SUB DATA SP\nSlave SAK SAK SAK\nDocID027668 Rev 2 25/49IIS2DH Digital interfaces\n49Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number \nof bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can’t receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL low to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn’t acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A low-to-high transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.\nIn order to read multiple bytes, it is necessary to assert the most significant bit of the sub-\naddress field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.\nIn the presented communication format MAK is Master acknowledge and NMAK is No \nMaster Acknowledge.Table 16. Transfer when master is writing multiple bytes to slave\nMaster ST SAD + W SUB DATA DATA SP\nSlave SAK SAK SAK SAK\nTable 17. Transfer when master is receiving (reading) one byte of data from slave\nMaster ST SAD + W SUB SR SAD + R NMAK SP\nSlave SAK SAK SAK DATA\nTable 18. Transfer when master is receiving (reading) multiple bytes of data from slave\nMaster ST SAD+W SUB SR SAD+R MAK MAK NMAK SP\nSlave SAK SAK SAK DATA DATA DATA\nDigital interfaces IIS2DH\n26/49 DocID027668 Rev 25.2 SPI bus interface\nThe IIS2DH SPI is a bus slave. The SPI allows writing to and reading from the registers of \nthe device.\nThe serial interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO .\nFigure 6. Read and write protocol\nCS is the serial port enable and it is controlled by the SPI master. It goes low at the start of \nthe transmission and goes back high at the end. SPC is the serial port clock and it is \ncontrolled by the SPI master. It is stopped high when CS is high (no transmission). SDI and \nSDO  are respectively the serial port data input and output. These lines are driven at the \nfalling edge of SPC and should be captured at the rising edge of SPC.\nBoth the read register and write register commands are completed in 16 clock pulses or in \nmultiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge \nof CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the \nrising edge of CS.\nbit 0: R\nW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) \nfrom the device is read. In the latter case, the chip will drive SDO  at the start of bit 8.\nbit 1: MS bit. When 0, the address will remain unchanged in multiple read/write commands. \nWhen 1, the address is auto incremented in multiple read/write commands.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written into the device (MSb first).\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nIn multiple read/write commands further blocks of 8 clock periods will be added. When the \nMS bit is ‘0’, the address used to read/write data remains the same for every block. When \nthe M S bit is ‘1’, the address used to read/write data is increased at every block.\nThe function and the behavior of SDI and SDO remain unchanged.&6\n63&\n6',\n6'25:\n$'\x18 $'\x17$'\x16 $'\x15 $'\x14 $'\x13',\x1a ',\x19 ',\x18 ',\x17 ',\x16 ',\x15 ',\x14 ',\x13\n'2\x1a '2\x19 '2\x18 '2\x17 '2\x16 '2\x15 '2\x14 '2\x1306\n$0\x14\x13\x14\x15\x1c9\x14\nDocID027668 Rev 2 27/49IIS2DH Digital interfaces\n495.2.1 SPI read\nFigure 7. SPI read protocol\nThe SPI read command is performed with 16 clock pulses. A multiple byte read command is \nperformed by adding blocks of 8 clock pulses to the previous one.\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0, does not increment the address, when 1, increments the address in \nmultiple reads.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the data that will be read from the device (MSb \nfirst).\nbit 16-...  : data DO(...-8). Further data in multiple byte reads.\nFigure 8. Multiple byte SPI read protocol (2-byte example)&6\n63&\n6',\n6'25:\n'2\x1a'2\x19'2\x18'2\x17'2\x16'2\x15'2\x14'2\x13$'\x18 $'\x17$'\x16 $'\x15 $'\x14 $'\x1306\n$0\x14\x13\x14\x16\x139\x14\nCS\nSP C\nSDI\nSD ORW\nDO 7 DO 6 DO 5 DO 4 DO 3 DO 2 DO 1 DO 0AD5 AD4 A D 3 AD2 AD1 AD0\nDO 15 DO 14 DO 13 DO 12 DO 11 DO 10 D O9 D O8MS\nAM10131V1\nDigital interfaces IIS2DH\n28/49 DocID027668 Rev 25.2.2 SPI write\nFigure 9. SPI write protocol\nThe SPI write command is performed with 16 clock pulses. A multiple byte write command \nis performed by adding blocks of 8 clock pulses to the previous one.\nbit 0: WRITE bit. The value is 0.\nbit 1: MS bit. When 0, does not increment the address, when 1, increments the address in \nmultiple writes.\nbit 2 -7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DI(7:0) (write mode). This is the data that is written inside the device (MSb \nfirst).\nbit 16-... : data DI(...-8). Further data in multiple byte writes.\nFigure 10. Multiple byte SPI write protocol (2-byte example)CS\nSPC\nSDI\nRWD I 7D I 6D I 5D I 4D I 3D I 2D I 1D I 0\nAD5 AD 4 AD 3 AD2 AD 1 AD0 MS\nAM10132V1\nCS\nSPC\nSDI\nRW\nAD5 AD4 AD3 AD2 AD1 AD 0DI 7 D I6 DI 5 D I4 DI 3 DI 2 DI 1 DI 0 DI 15 D I1 4 DI 13 D I1 2 DI 11  DI 10 DI 9 DI 8\nMS\nAM10133V1\nDocID027668 Rev 2 29/49IIS2DH Digital interfaces\n495.2.3 SPI read in 3-wire mode\n3-wire mode is entered by setting bit SIM (SPI serial interface mode selection) to ‘1’ in \nCTRL_REG4 (23h) .\nFigure 11. SPI read protocol in 3-wire mode\nThe SPI read command is performed with 16 clock pulses.\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0, does not increment the address, when 1, increments the address in \nmultiple reads.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nThe multiple read command is also available in 3-wire mode.CS\nSPC\nSDI/O\nRWDO 7 DO 6 DO 5 D O4 D O3 D O2 D O1 D O0\nAD5 AD 4 AD 3 AD2 AD1 AD 0 MS\nAM10134V1\nRegister mapping IIS2DH\n30/49 DocID027668 Rev 26 Register mapping\nThe table given below provides a listing of the 8-bit registers embedded in the device and \nthe corresponding addresses.\n          Table 19. Register address map \nName TypeRegister address\nDefault Comment\nHex Binary\nReserved 00 - 06 Reserved\nSTATUS_REG_AUX r 07 000 0111Reserved r 08-0B ReservedOUT_TEMP_L r 0C 000 1100 OutputOUT_TEMP_H r 0D 000 1101 OutputINT_COUNTER_REG r 0E 000 1110WHO_AM_I r 0F 000 1111 00110011 Dummy registerReserved 10 - 1E Reserved\nTEMP_CFG_REG rw 1F 001 1111\nCTRL_REG1 rw 20 010 0000 00000111CTRL_REG2 rw 21 010 0001 00000000CTRL_REG3 rw 22 010 0010 00000000CTRL_REG4 rw 23 010 0011 00000000CTRL_REG5 rw 24 010 0100 00000000CTRL_REG6 rw 25 010 0101 00000000REFERENCE/DATACAPTURE rw 26 010 0110 00000000STATUS_REG r 27 010 0111 00000000OUT_X_L r 28 010 1000 OutputOUT_X_H r 29 010 1001 OutputOUT_Y_L r 2A 010 1010 OutputOUT_Y_H r 2B 010 1011 OutputOUT_Z_L r 2C 010 1100 OutputOUT_Z_H r 2D 010 1101 OutputFIFO_CTRL_REG rw 2E 010 1110 00000000FIFO_SRC_REG r 2F 010 1111 0010000INT1_CFG rw 30 011 0000 00000000INT1_SRC r 31 011 0001 00000000INT1_THS rw 32 011 0010 00000000INT1_DURATION rw 33 011 0011 00000000\nDocID027668 Rev 2 31/49IIS2DH Register mapping\n49Registers marked as Reserved  or not listed in the table above must not be changed. Writing \nto those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the \nfactory calibration values. Their content is automatically restored when the device is powered up.\nThe boot procedure is complete about 5 milliseconds after device power-up.INT2_CFG rw 34 011 0100 00000000\nINT2_SRC r 35 011 0101 00000000INT2_THS rw 36 011 0110 00000000INT2_DURATION rw 37 011 0111 00000000CLICK_CFG rw 38 011 1000 00000000CLICK_SRC r 39 011 1001 00000000CLICK_THS rw 3A 011 1010 00000000\nTIME_LIMIT rw 3B 011 1011 00000000TIME_LATENCY rw 3C 011 1100 00000000TIME_WINDOW rw 3D 011 1101 00000000\nAct_THS rw 3E 011 1110 00000000Act_DUR rw 3F 011 1111 00000000Table 19. Register address map (continued)\nName TypeRegister address\nDefault Comment\nHex Binary\nRegister description IIS2DH\n32/49 DocID027668 Rev 27 Register description\n7.1 STATUS_REG_AUX (07h)\n          \n          \n7.2 OUT_TEMP_L (0Ch), OUT_TEMP_H (0Dh)\nTemperature sensor data. Refer to Section 2.11: Temperature sensor  for details on how to \nenable and read the temperature sensor output data.\n7.3 INT_COUNTER_REG (0Eh)\n          \n7.4 WHO_AM_I (0Fh)\nDevice identification register.\n          \n7.5 TEMP_CFG_REG (1Fh)\n          Table 20. STATUS_REG_AUX register\n-- TOR -- -- -- TDA -- --\nTable 21. STATUS_REG_AUX description \nTOR Temperature data overrun. Default value: 0\n(0: no overrun has occurred; 1: new temperature data has overwritten the previous data)\nTDA Temperature new data available. Default value: 0\n(0: new temperature data is not yet available;1: new temperature data is available)\nTable 22. INT_COUNTER_REG register\nIC7 IC6 IC5 IC4 IC3 IC2 IC1 IC0\nTable 23. WHO_AM_I register\n00110011\nTable 24. TEMP_CFG_REG register\nTEMP_EN1 TEMP_EN0 000000\nTable 25. TEMP_CFG_REG description\nTEMP_EN[1:0]Temperature sensor (T) enable. Default value: 00\n(00: T disabled; 11: T enabled)\nDocID027668 Rev 2 33/49IIS2DH Register description\n497.6 CTRL_REG1 (20h)\nODR[3:0]  is used to set the power mode and ODR selection. The following table indicates \nthe frequency of each combination of ODR[3:0].Table 26. CTRL_REG1 register\nODR3 ODR2 ODR1 ODR0 LPen Zen Yen Xen\nTable 27. CTRL_REG1 description \nODR[3:0]Data rate selection. Default value: 0000\n(0000: power-down mode; others: refer to Table 28 )\nLPenLow-power mode enable. Default value: 0\n(0: normal mode, 1: low-power mode)(Refer to section 2.6.3: High-resolution, normal mode, low-power mode )\nZenZ-axis enable. Default value: 1\n(0: Z-axis disabled; 1: Z-axis enabled)\nYenY-axis enable. Default value: 1\n(0: Y-axis disabled; 1: Y-axis enabled)\nXenX-axis enable. Default value: 1\n(0: X-axis disabled; 1: X-axis enabled)\nTable 28. Data rate configuration\nODR3 ODR2 ODR1 ODR0 Power mode selection\n0 0 0 0 Power-down mode\n0 0 0 1 HR / Normal / Low-power mode (1 Hz)0 0 1 0 HR / Normal / Low-power mode (10 Hz)0 0 1 1 HR / Normal / Low-power mode (25 Hz)0 1 0 0 HR / Normal / Low-power mode (50 Hz)0 1 0 1 HR / Normal / Low-power mode (100 Hz)0 1 1 0 HR / Normal / Low-power mode (200 Hz)0 1 1 1 HR/ Normal / Low-power mode (400 Hz)1 0 0 0 Low-power mode (1.620 kHz)1 0 0 1 HR/ Normal (1.344 kHz);\nLow-power mode (5.376 kHz)\nRegister description IIS2DH\n34/49 DocID027668 Rev 27.7 CTRL_REG2 (21h)\n          \n           \nThe bandwidth of the high-pass filter depends on the selected ODR and on the settings of \nthe HPCFx bits of CTRL_REG2. The high-pass filter cutoff frequencies (ft) are shown in \nTable 32 .Table 29. CTRL_REG2 register\nHPM1 HPM0 HPCF2 HPCF1 FDS HPCLICK HPIS2 HPIS1\nTable 30. CTRL_REG2 description\nHPM[1:0] High-pass filter mode selection. Default value: 00\nRefer to Table 31 for filter mode configuration\nHPCF[2:1] High-pass filter cutoff frequency selection. Refer to Table 32 .\nFDSFiltered data selection. Default value: 0\n(0: internal filter bypassed; 1: data from internal filter sent to output register and FIFO)\nHPCLICKHigh-pass filter enable for CLICK function.\n(0: filter bypassed; 1: filter enabled)\nHPIS2 High-pass filter enable for AOI function on Interrupt 2. \n(0: filter bypassed; 1: filter enabled)\nHPIS1 High-pass filter enable for AOI function on Interrupt 1.\n(0: filter bypassed; 1: filter enabled)\nTable 31. High-pass filter mode configuration\nHPM1 HPM0 High-pass filter mode\n0 0 Normal mode (reset by reading REFERENCE/DATACAPTURE (26h)  register)\n0 1 Reference signal for filtering1 0 Normal mode1 1 Autoreset on interrupt event\nTable 32. Low-power mode - high-pass filter cutoff frequency\nHPCF[2:1]ft [Hz] \n@ 1 Hzft [Hz] \n@ 10 Hzft [Hz] \n@ 25 Hzft [Hz] \n@ 50 Hzft [Hz] \n@ 100 Hzft [Hz] \n@ 200Hz ft [Hz] \n@ 400 Hzft [Hz] \n@ 1.6kHzft [Hz] \n@ 5kHz\n00 0.02 0.2 0.5 1 2 4 8 32 100\n01 0.008 0.08 0.2 0.5 1 2 4 16 5010 0.004 0.04 0.1 0.2 0.5 1 2 8 25\n11 0.002 0.02 0.05 0.1 0.2 0.5 1 4 12\nDocID027668 Rev 2 35/49IIS2DH Register description\n497.8 CTRL_REG3 (22h)  \n           \n7.9 CTRL_REG4 (23h)\n Table 33. CTRL_REG3 register\nI1_CLICK I1_AOI1 I1_AOI2 I1_DRDY1 I1_DRDY2 I1_WTM I1_OVERRUN --\nTable 34. CTRL_REG3 description \nI1_CLICK CLICK interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_AOI1 AOI1 interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_AOI2 AOI2 interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_DRDY1 DRDY1 interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_DRDY2 DRDY2 interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_WTM FIFO watermark interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nI1_OVERRUN FIFO overrun interrupt on INT1 pin. Default value 0.\n(0: disable; 1: enable)\nTable 35. CTRL_REG4 register\nBDU BLE(1)\n1. The BLE function can be activated only in high-resolution modeFS1 FS0 HR ST1 ST0 SIM\nTable 36. CTRL_REG4 description \nBDU Block data update. Default value: 0\n(0: continuous update; 1: output registers not updated until MSB and LSB have been read)\nBLE Big/Little Endian data selection. Default value: 0\n(0: data LSb at lower address; 1: data MSb at lower address)\nThe BLE function can be activated only in high-resolution mode\nFS[1:0] Full-scale selection. Default value: 00\n(00: ±2 g; 01: ±4 g; 10: ±8 g; 11: ±16 g)\nHR Operating mode selection (refer to section 2.6.3: High-resolution, normal \nmode, low-power mode )\nST[1:0] Self-test enable. Default value: 00\n(00: self-test disabled; other: see Table 37 )\nSIM SPI serial interface mode selection. Default value: 0\n(0: 4-wire interface; 1: 3-wire interface).\nRegister description IIS2DH\n36/49 DocID027668 Rev 27.10 CTRL_REG5 (24h)\n \n          \n7.11 CTRL_REG6 (25h)\n Table 37. Self-test mode configuration\nST1 ST0 Self-test mode\n0 0 Normal mode0 1 Self test 01 0 Self test 111- -\nTable 38. CTRL_REG5 register\nBOOT FIFO_EN -- -- LIR_INT1 D4D_INT1 LIR_INT2 D4D_INT2\nTable 39. CTRL_REG5 description \nBOOT Reboot memory content. Default value: 0 \n(0: normal mode; 1: reboot memory content)\nFIFO_EN FIFO enable. Default value: 0 \n(0: FIFO disabled; 1: FIFO enabled)\nLIR_INT1 Latch interrupt request on INT1_SRC (31h) , with INT1_SRC (31h)  register cleared \nby reading INT1_SRC (31h)  itself. Default value: 0.\n(0: interrupt request not latched; 1: interrupt request latched)\nD4D_INT1 4D enable: 4D detection is enabled on INT1 pin when 6D bit on INT1_CFG (30h)  is \nset to 1.\nLIR_INT2 Latch interrupt request on INT2_SRC (35h)  register, with INT2_SRC (35h)  register \ncleared by reading INT2_SRC (35h)  itself. Default value: 0.\n(0: interrupt request not latched; 1: interrupt request latched)\nD4D_INT2 4D enable: 4D detection is enabled on INT2 pin when 6D bit on INT2_CFG (34h)  is \nset to 1.\nTable 40. CTRL_REG6 register\nI2_CLICKen I2_INT1 I2_INT2 BOOT_I2 P2_ACT - - H_LACTIVE --\nTable 41. CTRL_REG6 description \nI2_CLICKen Click interrupt on INT2 pin. Default value: 0\n(0: disabled; 1: enabled)\nI2_INT1 Interrupt 1 function enable on INT2 pin. Default value: 0\n(0: function disabled; 1: function enabled)\nDocID027668 Rev 2 37/49IIS2DH Register description\n497.12 REFERENCE/DATACAPTURE (26h)\n \n          \n7.13 STATUS_REG (27h)\n           \n          I2_INT2 Interrupt 2 function enable on INT2 pin. Default value: 0\n(0: function disabled; 1: function enabled)\nBOOT_I2 Boot on INT2 pin enable. Default value: 0\n(0: disabled; 1:enabled)\nP2_ACT Activity interrupt enable on INT2 pin. Default value: 0.\n(0: disabled; 1:enabled)\nH_LACTIVE Interrupt active. Default value: 0.\n(0: interrupt active-high; 1: interrupt active-low)Table 41. CTRL_REG6 description (continued)\nTable 42. REFERENCE/DATACAPTURE register\nRef7 Ref6 Ref5 Ref4 Ref3 Ref2 Ref1 Ref0\nTable 43. REFERENCE/DATACAPTURE description \nRef [7:0] Reference value for interrupt generation. Default value: 0\nTable 44. STATUS_REG register\nZYXOR ZOR YOR XOR ZYXDA ZDA YDA XDA\nTable 45. STATUS_REG description \nZYXOR X-, Y- and Z-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: a new set of data has overwritten the previous set)\nZOR Z-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the Z-axis has overwritten the previous data)\nYOR Y-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the Y-axis has overwritten the previous data)\nXOR X-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the X-axis has overwritten the previous data)\nZYXDA X-, Y- and Z-axis new data available. Default value: 0\n(0: a new set of data is not yet available; 1: a new set of data is available)\nZDA Z-axis new data available. Default value: 0\n(0: new data for the Z-axis is not yet available; 1: new data for the Z-axis is available)\nYDA Y-axis new data available. Default value: 0\n(0: new data for the Y-axis is not yet available; 1: new data for the Y-axis is available)\nRegister description IIS2DH\n38/49 DocID027668 Rev 27.14 OUT_X_L (28h), OUT_X_H (29h)\nX-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 2.6.3: High-resolution, normal mode, low-power mode .\n7.15 OUT_Y_L (2Ah), OUT_Y_H (2Bh)\nY-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 2.6.3: High-resolution, normal mode, low-power mode . \n7.16 OUT_Z_L (2Ch), OUT_Z_H (2Dh)\nZ-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 2.6.3: High-resolution, normal mode, low-power mode .\n7.17 FIFO_CTRL_REG (2Eh)\n7.18 FIFO_SRC_REG (2Fh)Table 46. FIFO_CTRL_REG register\nFM1 FM0 TR FTH4 FTH3 FTH2 FTH1 FTH0\nTable 47. FIFO_CTRL_REG description \nFM[1:0] FIFO mode selection. Default value: 00 (see Table 48 )\nTR Trigger selection. Default value: 0\n0: trigger event allows triggering signal on INT1 1: trigger event allows triggering signal on INT2\nFTH[4:0] Default value: 00000\nTable 48. FIFO mode configuration\nFM1 FM0 FIFO mode\n0 0 Bypass mode0 1 FIFO mode1 0 Stream mode1 1 Stream-to-FIFO mode\nTable 49. FIFO_SRC_REG register\nWTM OVRN_FIFO EMPTY FSS4 FSS3 FSS2 FSS1 FSS0\nDocID027668 Rev 2 39/49IIS2DH Register description\n49Table 50. FIFO_SRC_REG description\n7.19 INT1_CFG (30h)\n          \n          \nThe content of this register is loaded at boot.\nA write operation to this address is possible only after system boot.\n          WTM WTM bit is set high when FIFO content exceeds watermark level.\nOVRN_FIFO OVRN bit is set high when FIFO buffer is full; this means that the FIFO buffer \ncontains 32 unread samples. At the following ODR a new sample set replaces the oldest FIFO value. The OVRN bit is set to 0 when the first sample set has been read.\nEMPTY EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.FSS [4:0] FSS [4:0] field always contains the current number of unread samples stored in the \nFIFO buffer. When FIFO is enabled, this value increases at ODR frequency until the buffer is full, whereas, it decreases every time one sample set is retrieved from FIFO.\nTable 51. INT1_CFG register\nAOI 6D ZHIE/\nZUPEZLIE/\nZDOWNEYHIE/\nYUPEYLIE/\nYDOWNEXHIE/\nXUPEXLIE/\nXDOWNE\nTable 52. INT1_CFG description\nAOI And/Or combination of interrupt events. Default value: 0. Refer to Table 53\n6D 6-direction detection function enabled. Default value: 0. Refer to Table 53\nZHIE/\nZUPEEnable interrupt generation on Z high event or on direction recognition. Default value: 0 \n(0: disable interrupt request;1: enable interrupt request)\nZLIE/\nZDOWNEEnable interrupt generation on Z low event or on direction recognition. Default value: 0 \n(0: disable interrupt request;1: enable interrupt request)\nYHIE/\nYUPEEnable interrupt generation on Y high event or on direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nYLIE/\nYDOWNEEnable interrupt generation on Y low event or on direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nXHIE/\nXUPEEnable interrupt generation on X high event or on direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nXLIE/\nXDOWNEEnable interrupt generation on X low event or on direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nTable 53. Interrupt mode\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6-direction movement recognition1 0 AND combination of interrupt events1 1 6-direction position recognition\nRegister description IIS2DH\n40/49 DocID027668 Rev 2The difference between AOI-6D = ‘01’ and AOI-6D = ‘11’.\nAOI-6D = ‘01’ is movement recognition. An interrupt is generated when the orientation \nmoves from an unknown zone to a known zone. The interrupt signal remains for a duration ODR.\nAOI-6D = ‘11’ is direction recognition. An interrupt is generated when the orientation is \ninside a known zone. The interrupt signal remains while the orientation is inside the zone.\n7.20 INT1_SRC (31h)\n \n          \nInterrupt 1 source register. Read-only register. \nReading at this address clears the INT1_SRC (31h)  IA bit (and the interrupt signal on the \nINT1 pin) and allows the refresh of data in the INT1_SRC (31h)  register if the latched option \nwas chosen.\n7.21 INT1_THS (32h)\n Table 54. INT1_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 55. INT1_SRC description\nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nYLY low. Default value: 0\n(0: no interrupt, 1: Y low event has occurred)\nXHX high. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nXLX low. Default value: 0\n(0: no interrupt, 1: X low event has occurred)\nTable 56. INT1_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nDocID027668 Rev 2 41/49IIS2DH Register description\n497.22 INT1_DURATION (33h)\nThe D[6:0]  bits set the minimum duration of the interrupt 1 event to be recognized. Duration\nsteps and maximum values depend on the ODR chosen.\nDuration time is measured in N/ODR, where N is the content of the duration register.\n7.23 INT2_CFG (34h)\n Table 57. INT1_THS description\nTHS[6:0]Interrupt 1 threshold. Default value: 000 0000\n1 LSb = 16 m g @ FS = 2 g\n1 LSb = 32 m g @ FS = 4 g\n1 LSb = 62 m g @ FS = 8 g\n1 LSb = 186 m g @ FS = 16 g\nTable 58. INT1_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 59. INT1_DURATION description\nD[6:0]Duration value. Default value: 000 0000\n1 LSb = 1/ODR\nTable 60. INT2_CFG register\nAOI 6D ZHIE ZLIE YHIE YLIE XHIE XLIE\nTable 61. INT2_CFG description \nAOIAND/OR combination of interrupt events. Default value: 0\n(see Table 62 ) \n6D 6-direction detection function enabled. Default value: 0. Refer to Table 62.\nZHIEEnable interrupt generation on Z high event. Default value: 0\n(0: disable interrupt request;1: enable interrupt request on measured accel. value higher than preset threshold)\nZLIEEnable interrupt generation on Z low event. Default value: 0\n(0: disable interrupt request;1: enable interrupt request on measured accel. value lower than preset threshold)\nYHIEEnable interrupt generation on Y high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nRegister description IIS2DH\n42/49 DocID027668 Rev 2The content of this register is loaded at boot.\nA write operation to this address is possible only after system boot.\n          \nThe difference between AOI-6D = ‘01’ and AOI-6D = ‘11’.\nAOI-6D = ‘01’ is movement recognition. An interrupt is generated when the orientation \nmoves from an unknown zone to a known zone. The interrupt signal remains for a duration ODR.\nAOI-6D = ‘11’ is direction recognition. An interrupt is generated when the orientation is \ninside a known zone. The interrupt signal remains while the orientation is inside the zone.\n7.24 INT2_SRC (35h)\n           \n          YLIEEnable interrupt generation on Y low event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nXHIEEnable interrupt generation on X high event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nXLIEEnable interrupt generation on X low event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nTable 62. Interrupt mode\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6-direction movement recognition1 0 AND combination of interrupt events1 1 6-direction position recognitionTable 61. INT2_CFG description (continued)\nTable 63. INT2_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 64. INT2_SRC description \nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nDocID027668 Rev 2 43/49IIS2DH Register description\n49Interrupt 2 source register. Read-only register. \nReading at this address clears the INT2_SRC (35h)  IA bit (and the interrupt signal on the \nINT2 pin) and allows the refresh of data in the INT2_SRC (35h)  register if the latched option \nwas chosen.\n7.25 INT2_THS (36h)\n           \n          \n7.26 INT2_DURATION (37h)\n           \n          \nThe D[6:0]  bits set the minimum duration of the Interrupt 2 event to be recognized. Duration \ntime steps and maximum values depend on the ODR chosen.\n7.27 CLICK_CFG (38h)\n           YLY low. Default value: 0\n(0: no interrupt, 1: Y low event has occurred)\nXHX high. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nXLX low. Default value: 0\n(0: no interrupt, 1: X low event has occurred)Table 64. INT2_SRC description (continued)\nTable 65. INT2_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTable 66. INT2_THS description\nTHS[6:0]Interrupt 2 threshold. Default value: 000 0000\n1 LSb = 16 m g @ FS = 2 g \n1 LSb = 32 m g @ FS = 4 g \n1 LSb = 62 m g @ FS = 8 g \n1 LSb = 186 m g @ FS = 16 g\nTable 67. INT2_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 68. INT2_DURATION description\nD[6:0]Duration value. Default value: 000 0000\n1 LSb = 1/ODR(1)\n1. Duration time is measured in N/ODR, where N is the content of the duration register.\nTable 69. CLICK_CFG register\n-- -- ZD ZS YD YS XD XS\nRegister description IIS2DH\n44/49 DocID027668 Rev 2          \n7.28 CLICK_SRC (39h)\n Table 70. CLICK_CFG description \nZD Enable interrupt double-click on Z-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nZS Enable interrupt single-click on Z-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nYD Enable interrupt double-click on Y-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nYS Enable interrupt single-click on Y-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nXD Enable interrupt double-click on X-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nXS Enable interrupt single-click on X-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nTable 71. CLICK_SRC register\nIA DClick SClick Sign Z Y X\nTable 72. CLICK_SRC description \nIA Interrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nDClick Double-click enable. Default value: 0 (0: double-click detection disabled, \n1: double-click detection enabled)\nSClick Single-click enable. Default value: 0 (0: single-click detection disabled, 1: single-click \ndetection enabled)\nSign Click sign. 0: positive detection, 1: negative detectionZ Z click detection. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nY Y click detection. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nX X click detection. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nDocID027668 Rev 2 45/49IIS2DH Register description\n497.29 CLICK_THS (3Ah)\n \n \n7.30 TIME_LIMIT (3Bh)\n \n7.31 TIME_LATENCY (3Ch)\n \n7.32 TIME_WINDOW (3Dh)\n Table 73. CLICK_THS register\n- Ths6 Ths5 Ths4 Ths3 Ths2 Ths1 Ths0\nTable 74. CLICK_SRC description\nThs[6:0] Click threshold. Default value: 000 0000\nTable 75. TIME_LIMIT register\n- TLI6 TLI5 TLI4 TLI3 TLI2 TLI1 TLI0\nTable 76. TIME_LIMIT description\nTLI[6:0] Click time limit. Default value: 000 0000\nTable 77. TIME_LATENCY register\nTLA7 TLA6 TLA5 TLA4 TLA3 TLA2 TLA1 TLA0\nTable 78. TIME_LATENCY description\nTLA[7:0] Click time latency. Default value: 0000 0000\nTable 79. TIME_WINDOW register\nTW7 TW6 TW5 TW4 TW3 TW2 TW1 TW0\nTable 80. TIME_WINDOW description\nTW[7:0] Click time window\nRegister description IIS2DH\n46/49 DocID027668 Rev 27.33 Act_THS (3Eh)\n \n7.34 Act_DUR (3Fh)\n Table 81. Act_THS register\n-- Acth6 Acth5 Acth4 Acth3 Acth2 Acth1 Acth0\nTable 82. Act_THS description\nActh[6:0] Sleep-to-wake, return-to-sleep activation threshold in low-power mode\n1 LSb = 16 m g @ FS = 2 g\n1 LSb = 32 m g @ FS = 4 g\n1 LSb = 62 m g @ FS = 8 g\n1 LSb = 186 m g @ FS = 16 g\nTable 83. Act_DUR register\nActD7 ActD6 ActD5 ActD4 ActD3 ActD2 ActD1 ActD0\nTable 84. Act_DUR description\nActD[7:0] Sleep-to-wake, return-to-sleep duration\n1 LSb = (8*1[LSb]+1)/ODR\nDocID027668 Rev 2 47/49IIS2DH Package information\n498 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of\nECOPACK® packages, depending on their level of environmental compliance. ECOPACK®\nspecifications, grade definitions and product status are available at: www.st.com .\nECOPACK® is an ST trademark.\n8.1 LGA package information\nFigure 12. LGA-12 package outline and mechanical data\n/DQG *ULG $UUD\\3DFNDJH2XWOLQHDQG\nPHFKDQLFDOGDWD\n/*$\x10\x14\x15 \x0b\x15\x11\x13[\x15\x11\x13[\x14PP\x0c\x03 'LPHQVLRQV\x03\x0bPP\x0c\x03\n5HI\x11\x03 0LQ\x11\x03 7\\S\x11\x03 0D[\x11\x03\n$\x14\x03 \x03 \x03 \x14\n$\x15\x03 \x03 \x13\x11\x1a\x1b\x18\x03 \x03\n$\x16\x03 \x03 \x13\x11\x15\x13\x13\x03 \x03\n'\x14\x03 \x14\x11\x1b\x18\x13\x03 \x15\x11\x13\x13\x13\x03 \x15\x11\x14\x18\x13\x03\n(\x14\x03 \x14\x11\x1b\x18\x13\x03 \x15\x11\x13\x13\x13\x03 \x15\x11\x14\x18\x13\n/\x14\x03 \x03 \x14\x11\x18\x13\x13\x03 \x03\n1\x14\x03 \x03 \x13\x11\x18\x13\x13\x03 \x03\n7\x14\x03 \x03 \x13\x11\x15\x1a\x18\x03 \x03\n7\x15\x03 \x03 \x13\x11\x15\x18\x13\x03\n3\x15\x03 \x03 \x13\x11\x13\x1a\x18\x03 \x03\nU\x03 \x03 \x17\x18\x83\x03 \x03 \x03 \x03\n0\x03 \x03 \x13\x11\x14\x13\x13\x03 \x03\n.\x03 \x03 \x13\x11\x13\x18\x13\x03 \x03 \x03 \x03\n\x1b\x16\x19\x18\x1a\x19\x1aB$\nRevision history IIS2DH\n48/49 DocID027668 Rev 29 Revision history\n          Table 85. Document revision history \nDate Revision Changes\n24-Mar-2015 1 Initial release\n21-Apr-2015 2 First public release\nDocID027668 Rev 2 49/49IIS2DH\n49          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2015 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 IIS2DHTR\n"}]
!==============================================================================!
### Component Summary: IIS2DHTR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (Vdd): 1.71 V to 3.6 V
  - I/O Supply Voltage (Vdd_IO): 1.71 V to Vdd + 0.1 V

- **Current Ratings:**
  - Normal Mode (50 Hz ODR): 11 μA
  - Low-Power Mode (50 Hz ODR): 6 μA
  - Power-Down Mode: 0.5 μA

- **Power Consumption:**
  - Ultra-low power consumption down to 2 μA in low-power mode.

- **Operating Temperature Range:**
  - -40 °C to +85 °C

- **Package Type:**
  - LGA-12 (2.0 x 2.0 x 1 mm)

- **Special Features:**
  - Selectable full scales: ±2g, ±4g, ±8g, ±16g
  - I2C/SPI digital output interface
  - Three operating modes: low-power, normal, high-resolution
  - Two independent programmable interrupt generators for free-fall and motion detection
  - Embedded FIFO and self-test capability
  - Embedded temperature sensor
  - ECOPACK®, RoHS, and “Green” compliant

- **Moisture Sensitive Level (MSL):**
  - Compliant with JEDEC J-STD-020E

**Description:**
The IIS2DHTR is an ultra-low-power, high-performance 3-axis linear accelerometer with a digital output. It is designed for industrial applications and features a serial interface (I2C/SPI) for easy integration with microcontrollers. The device can measure accelerations with selectable full scales and offers various operating modes to optimize power consumption and performance.

**Typical Applications:**
The IIS2DHTR is suitable for a wide range of applications, including:
- Robotics
- Anti-tampering devices
- Vibration monitoring
- Tilt/inclination measurements
- Impact recognition and logging
- Industrial tools and factory equipment
- Motion-activated functions

This accelerometer is particularly useful in applications requiring precise motion detection and orientation sensing, making it ideal for both consumer electronics and industrial automation systems.