
*** Running vivado
    with args -log subcells.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source subcells.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source subcells.tcl -notrace
Command: synth_design -top subcells -part xc7vx415tffg1157-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10973 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1424.461 ; gain = 69.000 ; free physical = 1176 ; free virtual = 5275
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'subcells' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:39]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o1' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sbox' (1#1) [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o2' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:48]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o3' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:49]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o4' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:50]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o5' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:51]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o6' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:52]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o7' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:53]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o8' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:54]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o9' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:55]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o10' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:56]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o11' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o12' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:58]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o13' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:59]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o14' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:60]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o15' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:61]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/sbox.vhd:34' bound to instance 'o16' of component 'sbox' [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'subcells' (2#1) [/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.srcs/sources_1/new/subcells.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.211 ; gain = 113.750 ; free physical = 1189 ; free virtual = 5289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.211 ; gain = 113.750 ; free physical = 1189 ; free virtual = 5288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx415tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1477.215 ; gain = 121.754 ; free physical = 1189 ; free virtual = 5288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.223 ; gain = 129.762 ; free physical = 1187 ; free virtual = 5287
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx415tffg1157-3

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:120)
BRAMs: 1760 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 818 ; free virtual = 5000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |    64|
|2     |IBUF |    64|
|3     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   192|
|2     |  o1     |sbox    |     4|
|3     |  o10    |sbox_0  |     4|
|4     |  o11    |sbox_1  |     4|
|5     |  o12    |sbox_2  |     4|
|6     |  o13    |sbox_3  |     4|
|7     |  o14    |sbox_4  |     4|
|8     |  o15    |sbox_5  |     4|
|9     |  o16    |sbox_6  |     4|
|10    |  o2     |sbox_7  |     4|
|11    |  o3     |sbox_8  |     4|
|12    |  o4     |sbox_9  |     4|
|13    |  o5     |sbox_10 |     4|
|14    |  o6     |sbox_11 |     4|
|15    |  o7     |sbox_12 |     4|
|16    |  o8     |sbox_13 |     4|
|17    |  o9     |sbox_14 |     4|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 819 ; free virtual = 5000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.504 ; gain = 369.043 ; free physical = 821 ; free virtual = 5002
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.512 ; gain = 369.043 ; free physical = 831 ; free virtual = 5013
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.160 ; gain = 0.000 ; free physical = 713 ; free virtual = 4905
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1819.160 ; gain = 471.703 ; free physical = 771 ; free virtual = 4962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.160 ; gain = 0.000 ; free physical = 770 ; free virtual = 4962
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/mrz/Documents/cilipadi/cilipadi-ae/cilipadi128v1mildvhdl/cilipadi128v1mildvhdl.runs/synth_1/subcells.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file subcells_utilization_synth.rpt -pb subcells_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 07:47:14 2019...
