{ "Info" "0" "" "File Set 'Custom' contains:" { { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1496163879235 ""} { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1496163879235 ""}  } {  } 0 0 "File Set 'Custom' contains:" 0 0 "Shell" 0 0 1496163879235 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1496163879293 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ " "Using common directory /home/roboy/workspace/neopixel_fpga/fpga-rtl/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1496163879319 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1496163879323 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1496163879323 ""}
{ "Info" "0" "" "Generated archive '/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel_fpga.qar'" {  } {  } 0 0 "Generated archive '/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel_fpga.qar'" 0 0 "Shell" 0 0 1496163879323 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1496163879323 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1496163879323 ""}
{ "Info" "0" "" "Generated report 'soc_system.archive.rpt'" {  } {  } 0 0 "Generated report 'soc_system.archive.rpt'" 0 0 "Shell" 0 0 1496163879324 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/roboy/intelFPGA_lite/17.0/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script /home/roboy/intelFPGA_lite/17.0/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1496163879331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 10 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496163879331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 19:04:39 2017 " "Processing ended: Tue May 30 19:04:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496163879331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496163879331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496163879331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1496163879331 ""}
