
*** Running vivado
    with args -log design_1_example_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_example_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_example_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wesle/Desktop/pynq/hls/pynq_axis_add'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_example_0_1
Command: synth_design -top design_1_example_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10148
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.023 ; gain = 406.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_example_0_1' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ip/design_1_example_0_1/synth/design_1_example_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'example' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example.v:10]
INFO: [Synth 8-6157] synthesizing module 'example_control_s_axi' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'example_control_s_axi' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'example_flow_control_loop_pipe' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_flow_control_loop_pipe' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized0' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized0' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized1' [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized1' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_example_0_1' (0#1) [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ip/design_1_example_0_1/synth/design_1_example_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ipshared/e832/hdl/verilog/example_control_s_axi.v:250]
WARNING: [Synth 8-7129] Port ap_done_int in module example_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module example_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.965 ; gain = 507.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.965 ; gain = 507.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1341.965 ; gain = 507.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1341.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ip/design_1_example_0_1/constraints/example_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.gen/sources_1/bd/design_1/ip/design_1_example_0_1/constraints/example_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.runs/design_1_example_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.runs/design_1_example_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1412.871 ; gain = 7.594
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.runs/design_1_example_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'example_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module example is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module example.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     2|
|3     |LUT2   |     5|
|4     |LUT3   |   145|
|5     |LUT4   |    84|
|6     |LUT5   |    30|
|7     |LUT6   |    15|
|8     |FDRE   |   335|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1412.871 ; gain = 507.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1412.871 ; gain = 578.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1412.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ae7156db
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1412.871 ; gain = 981.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.runs/design_1_example_0_1_synth_1/design_1_example_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_example_0_1, cache-ID = 3132fe4d8f5e1e4d
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wesle/Desktop/pynq/vivado/pynq_hdl_axis_adder/pynq_axis_adder/pynq_axis_adder.runs/design_1_example_0_1_synth_1/design_1_example_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_example_0_1_utilization_synth.rpt -pb design_1_example_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 17:26:05 2023...
