// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_1_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_1_x110_dout,
        fifo_B_B_IO_L2_in_1_x110_empty_n,
        fifo_B_B_IO_L2_in_1_x110_read,
        fifo_B_B_IO_L2_in_2_x111_din,
        fifo_B_B_IO_L2_in_2_x111_full_n,
        fifo_B_B_IO_L2_in_2_x111_write,
        fifo_B_PE_0_1_x166_din,
        fifo_B_PE_0_1_x166_full_n,
        fifo_B_PE_0_1_x166_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_1_x110_dout;
input   fifo_B_B_IO_L2_in_1_x110_empty_n;
output   fifo_B_B_IO_L2_in_1_x110_read;
output  [255:0] fifo_B_B_IO_L2_in_2_x111_din;
input   fifo_B_B_IO_L2_in_2_x111_full_n;
output   fifo_B_B_IO_L2_in_2_x111_write;
output  [31:0] fifo_B_PE_0_1_x166_din;
input   fifo_B_PE_0_1_x166_full_n;
output   fifo_B_PE_0_1_x166_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_1_x110_read;
reg fifo_B_B_IO_L2_in_2_x111_write;
reg[31:0] fifo_B_PE_0_1_x166_din;
reg fifo_B_PE_0_1_x166_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_1_x110_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln15406_reg_1573;
wire   [0:0] icmp_ln890_1918_fu_786_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state15;
reg   [0:0] icmp_ln15474_reg_1680;
wire   [0:0] icmp_ln890_1916_fu_1044_p2;
wire    ap_CS_fsm_state16;
reg    fifo_B_B_IO_L2_in_2_x111_blk_n;
reg    fifo_B_PE_0_1_x166_blk_n;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln878_125_fu_884_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln878_124_fu_1102_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln878_fu_1279_p2;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_684;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state23;
wire   [2:0] add_ln691_fu_690_p2;
reg   [2:0] add_ln691_reg_1489;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_2226_fu_702_p2;
reg   [2:0] add_ln691_2226_reg_1545;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i611_cast_fu_722_p2;
reg   [5:0] add_i_i611_cast_reg_1553;
wire   [0:0] icmp_ln890_1910_fu_708_p2;
wire   [7:0] c2_V_191_fu_728_p2;
reg   [7:0] c2_V_191_reg_1559;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln15406_fu_757_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_792_fu_740_p3;
wire   [0:0] icmp_ln886_25_fu_752_p2;
wire   [1:0] add_ln691_2235_fu_763_p2;
reg   [1:0] add_ln691_2235_reg_1577;
reg    ap_predicate_op121_read_state6;
reg    ap_block_state6;
wire   [1:0] add_ln691_2234_fu_775_p2;
wire   [3:0] c3_95_fu_792_p2;
wire   [0:0] icmp_ln890_1919_fu_769_p2;
wire   [1:0] add_ln691_2237_fu_798_p2;
reg   [1:0] add_ln691_2237_reg_1598;
wire    ap_CS_fsm_state8;
reg   [0:0] arb_29_reg_400;
reg   [0:0] intra_trans_en_42_reg_387;
wire   [0:0] icmp_ln890_1915_fu_809_p2;
wire   [1:0] add_ln691_2236_fu_815_p2;
reg   [1:0] add_ln691_2236_reg_1611;
wire   [0:0] icmp_ln890_1914_fu_826_p2;
wire   [0:0] arb_fu_832_p2;
wire   [5:0] add_ln691_2239_fu_838_p2;
reg   [5:0] add_ln691_2239_reg_1629;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_2241_fu_850_p2;
reg   [3:0] add_ln691_2241_reg_1637;
wire    ap_CS_fsm_state11;
wire   [2:0] empty_fu_862_p1;
reg   [2:0] empty_reg_1645;
wire   [0:0] icmp_ln890_1923_fu_856_p2;
wire   [4:0] add_ln691_2244_fu_866_p2;
reg   [4:0] add_ln691_2244_reg_1650;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_2245_fu_878_p2;
reg    ap_block_state13;
wire   [255:0] zext_ln1497_122_fu_948_p1;
wire   [0:0] icmp_ln15474_fu_1015_p2;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_fu_998_p3;
wire   [0:0] icmp_ln886_fu_1010_p2;
wire   [1:0] add_ln691_2232_fu_1021_p2;
reg   [1:0] add_ln691_2232_reg_1684;
reg    ap_predicate_op247_read_state15;
reg    ap_block_state15;
wire   [1:0] add_ln691_2231_fu_1033_p2;
wire   [3:0] c3_94_fu_1050_p2;
wire   [0:0] icmp_ln890_1917_fu_1027_p2;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_227_reg_1705;
wire    ap_CS_fsm_state17;
wire   [5:0] add_ln691_2238_fu_1056_p2;
reg   [5:0] add_ln691_2238_reg_1710;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_2240_fu_1068_p2;
reg   [3:0] add_ln691_2240_reg_1718;
wire    ap_CS_fsm_state19;
wire   [2:0] empty_3676_fu_1080_p1;
reg   [2:0] empty_3676_reg_1726;
wire   [0:0] icmp_ln890_1922_fu_1074_p2;
wire   [4:0] add_ln691_2242_fu_1084_p2;
reg   [4:0] add_ln691_2242_reg_1731;
wire    ap_CS_fsm_state20;
wire   [3:0] add_ln691_2243_fu_1096_p2;
reg    ap_block_state21;
wire   [255:0] zext_ln1497_121_fu_1166_p1;
wire   [1:0] add_ln691_2225_fu_1216_p2;
reg   [1:0] add_ln691_2225_reg_1755;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln890_1909_fu_1227_p2;
wire   [5:0] add_ln691_2227_fu_1233_p2;
reg   [5:0] add_ln691_2227_reg_1768;
wire    ap_CS_fsm_state24;
wire   [3:0] add_ln691_2228_fu_1245_p2;
reg   [3:0] add_ln691_2228_reg_1776;
wire    ap_CS_fsm_state25;
wire   [2:0] empty_3677_fu_1257_p1;
reg   [2:0] empty_3677_reg_1784;
wire   [0:0] icmp_ln890_1912_fu_1251_p2;
wire   [4:0] add_ln691_2229_fu_1261_p2;
reg   [4:0] add_ln691_2229_reg_1789;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln691_2230_fu_1273_p2;
reg   [3:0] add_ln691_2230_reg_1797;
reg    ap_block_state27;
wire   [255:0] zext_ln1497_fu_1389_p1;
wire    ap_CS_fsm_state28;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] c0_V_reg_338;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_349;
reg   [2:0] c1_V_reg_363;
wire   [0:0] icmp_ln890_fu_696_p2;
wire   [0:0] icmp_ln15395_fu_734_p2;
reg   [0:0] intra_trans_en_41_reg_374;
wire   [0:0] ap_phi_mux_arb_29_phi_fu_404_p4;
reg   [7:0] c2_V_reg_412;
reg   [3:0] c3_93_reg_423;
reg   [1:0] c4_V_93_reg_435;
reg    ap_block_state7;
reg   [1:0] c4_V_92_reg_446;
reg   [1:0] c5_V_180_reg_457;
wire   [0:0] icmp_ln890_1921_fu_844_p2;
reg   [1:0] c5_V_179_reg_468;
wire   [0:0] icmp_ln890_1920_fu_1062_p2;
reg   [5:0] c6_V_184_reg_479;
reg   [3:0] c7_V_122_reg_490;
wire   [0:0] icmp_ln890_1925_fu_872_p2;
reg   [4:0] c8_V_58_reg_501;
reg   [3:0] n_V_122_reg_512;
reg   [255:0] p_Val2_s_reg_523;
reg   [3:0] c3_reg_532;
reg   [1:0] c4_V_91_reg_544;
reg    ap_block_state16;
reg   [1:0] c4_V_reg_555;
reg   [5:0] c6_V_183_reg_566;
reg   [3:0] c7_V_121_reg_577;
wire   [0:0] icmp_ln890_1924_fu_1090_p2;
reg   [4:0] c8_V_57_reg_588;
reg   [3:0] n_V_121_reg_599;
reg   [255:0] p_Val2_179_reg_610;
reg   [1:0] c5_V_reg_619;
wire   [0:0] icmp_ln890_1911_fu_1239_p2;
reg   [5:0] c6_V_reg_630;
reg   [3:0] c7_V_reg_641;
wire   [0:0] icmp_ln890_1913_fu_1267_p2;
reg   [4:0] c8_V_reg_652;
reg   [3:0] n_V_reg_663;
reg   [255:0] p_Val2_180_reg_674;
wire   [63:0] zext_ln890_116_fu_781_p1;
wire   [63:0] zext_ln890_115_fu_804_p1;
wire   [63:0] zext_ln890_113_fu_821_p1;
wire   [63:0] zext_ln890_114_fu_1039_p1;
wire   [63:0] zext_ln890_fu_1222_p1;
reg   [31:0] data_split_V_7_fu_166;
wire   [31:0] data_split_V_0_fu_890_p1;
wire   [2:0] trunc_ln15451_fu_894_p1;
reg   [31:0] data_split_V_7_302_fu_170;
reg   [31:0] data_split_V_7_303_fu_174;
reg   [31:0] data_split_V_7_304_fu_178;
reg   [31:0] data_split_V_7_305_fu_182;
reg   [31:0] data_split_V_7_306_fu_186;
reg   [31:0] data_split_V_7_307_fu_190;
reg   [31:0] data_split_V_7_308_fu_194;
reg   [31:0] data_split_V_7_309_fu_198;
wire   [31:0] data_split_V_0_134_fu_1108_p1;
wire   [2:0] trunc_ln15519_fu_1112_p1;
reg   [31:0] data_split_V_7_310_fu_202;
reg   [31:0] data_split_V_7_311_fu_206;
reg   [31:0] data_split_V_7_312_fu_210;
reg   [31:0] data_split_V_7_313_fu_214;
reg   [31:0] data_split_V_7_314_fu_218;
reg   [31:0] data_split_V_7_315_fu_222;
reg   [31:0] data_split_V_7_316_fu_226;
reg   [31:0] data_split_V_7_317_fu_238;
wire   [31:0] data_split_V_0_135_fu_1285_p1;
wire   [2:0] trunc_ln15562_fu_1289_p1;
reg   [31:0] data_split_V_7_318_fu_242;
reg   [31:0] data_split_V_7_319_fu_246;
reg   [31:0] data_split_V_7_320_fu_250;
reg   [31:0] data_split_V_7_321_fu_254;
reg   [31:0] data_split_V_7_322_fu_258;
reg   [31:0] data_split_V_7_323_fu_262;
reg   [31:0] data_split_V_7_024_fu_266;
wire   [31:0] u_fu_976_p10;
wire   [31:0] u_115_fu_1194_p10;
wire   [31:0] u_116_fu_1357_p10;
wire   [5:0] p_shl_fu_714_p3;
wire   [5:0] zext_ln886_25_fu_748_p1;
wire   [223:0] r_fu_938_p4;
wire   [5:0] zext_ln886_fu_1006_p1;
wire   [223:0] r_170_fu_1156_p4;
wire   [223:0] r_171_fu_1379_p4;
reg   [27:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
end

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_1_x110_dout),
    .q0(local_B_ping_V_0_q0)
);

top_B_IO_L2_in_0_x0_local_B_ping_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_1_x110_dout),
    .q0(local_B_pong_V_0_q0)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U867(
    .din0(data_split_V_7_fu_166),
    .din1(data_split_V_7_302_fu_170),
    .din2(data_split_V_7_303_fu_174),
    .din3(data_split_V_7_304_fu_178),
    .din4(data_split_V_7_305_fu_182),
    .din5(data_split_V_7_306_fu_186),
    .din6(data_split_V_7_307_fu_190),
    .din7(data_split_V_7_308_fu_194),
    .din8(empty_reg_1645),
    .dout(u_fu_976_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U868(
    .din0(data_split_V_7_309_fu_198),
    .din1(data_split_V_7_310_fu_202),
    .din2(data_split_V_7_311_fu_206),
    .din3(data_split_V_7_312_fu_210),
    .din4(data_split_V_7_313_fu_214),
    .din5(data_split_V_7_314_fu_218),
    .din6(data_split_V_7_315_fu_222),
    .din7(data_split_V_7_316_fu_226),
    .din8(empty_3676_reg_1726),
    .dout(u_115_fu_1194_p10)
);

top_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U869(
    .din0(data_split_V_7_317_fu_238),
    .din1(data_split_V_7_318_fu_242),
    .din2(data_split_V_7_319_fu_246),
    .din3(data_split_V_7_320_fu_250),
    .din4(data_split_V_7_321_fu_254),
    .din5(data_split_V_7_322_fu_258),
    .din6(data_split_V_7_323_fu_262),
    .din7(data_split_V_7_024_fu_266),
    .din8(empty_3677_reg_1784),
    .dout(u_116_fu_1357_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1909_fu_1227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_42_reg_387 == 1'd0) | ((icmp_ln890_1914_fu_826_p2 == 1'd1) & (arb_29_reg_400 == 1'd1))) | ((icmp_ln890_1915_fu_809_p2 == 1'd1) & (arb_29_reg_400 == 1'd0))))) begin
        arb_29_reg_400 <= arb_fu_832_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd0))) begin
        arb_29_reg_400 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd1))) begin
        c0_V_reg_338 <= add_ln691_reg_1489;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_338 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15395_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_363 <= add_ln691_2226_reg_1545;
    end else if (((icmp_ln890_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_363 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_42_reg_387 == 1'd0) | ((icmp_ln890_1914_fu_826_p2 == 1'd1) & (arb_29_reg_400 == 1'd1))) | ((icmp_ln890_1915_fu_809_p2 == 1'd1) & (arb_29_reg_400 == 1'd0))))) begin
        c2_V_reg_412 <= c2_V_191_reg_1559;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd0))) begin
        c2_V_reg_412 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_29_phi_fu_404_p4 == 1'd0) & (icmp_ln15395_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_93_reg_423 <= 4'd1;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1918_fu_786_p2 == 1'd1) & (icmp_ln15406_reg_1573 == 1'd1)) | ((icmp_ln15406_reg_1573 == 1'd0) & (icmp_ln890_1919_fu_769_p2 == 1'd1))))) begin
        c3_93_reg_423 <= c3_95_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_29_phi_fu_404_p4 == 1'd1) & (icmp_ln15395_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_reg_532 <= 4'd1;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1916_fu_1044_p2 == 1'd1) & (icmp_ln15474_reg_1680 == 1'd1)) | ((icmp_ln15474_reg_1680 == 1'd0) & (icmp_ln890_1917_fu_1027_p2 == 1'd1))))) begin
        c3_reg_532 <= c3_94_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1010_p2 == 1'd0) & (tmp_fu_998_p3 == 1'd0) & (icmp_ln15474_fu_1015_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_91_reg_544 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_91_reg_544 <= add_ln691_2232_reg_1684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_25_fu_752_p2 == 1'd0) & (tmp_792_fu_740_p3 == 1'd0) & (icmp_ln15406_fu_757_p2 == 1'd1))) begin
        c4_V_92_reg_446 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1918_fu_786_p2 == 1'd0) & (icmp_ln15406_reg_1573 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_92_reg_446 <= add_ln691_2234_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_25_fu_752_p2 == 1'd0) & (tmp_792_fu_740_p3 == 1'd0) & (icmp_ln15406_fu_757_p2 == 1'd0))) begin
        c4_V_93_reg_435 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_93_reg_435 <= add_ln691_2235_reg_1577;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1010_p2 == 1'd0) & (tmp_fu_998_p3 == 1'd0) & (icmp_ln15474_fu_1015_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c4_V_reg_555 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1916_fu_1044_p2 == 1'd0) & (icmp_ln15474_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_555 <= add_ln691_2231_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((tmp_fu_998_p3 == 1'd1) & (intra_trans_en_42_reg_387 == 1'd1)) | ((icmp_ln886_fu_1010_p2 == 1'd1) & (intra_trans_en_42_reg_387 == 1'd1))))) begin
        c5_V_179_reg_468 <= 2'd0;
    end else if (((icmp_ln890_1920_fu_1062_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_179_reg_468 <= add_ln691_2236_reg_1611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((intra_trans_en_42_reg_387 == 1'd1) & (tmp_792_fu_740_p3 == 1'd1)) | ((intra_trans_en_42_reg_387 == 1'd1) & (icmp_ln886_25_fu_752_p2 == 1'd1))))) begin
        c5_V_180_reg_457 <= 2'd0;
    end else if (((icmp_ln890_1921_fu_844_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_180_reg_457 <= add_ln691_2237_reg_1598;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_619 <= 2'd0;
    end else if (((icmp_ln890_1911_fu_1239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_reg_619 <= add_ln691_2225_reg_1755;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1922_fu_1074_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c6_V_183_reg_566 <= add_ln691_2238_reg_1710;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        c6_V_183_reg_566 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1923_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_184_reg_479 <= add_ln691_2239_reg_1629;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        c6_V_184_reg_479 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1912_fu_1251_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_reg_630 <= add_ln691_2227_reg_1768;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        c6_V_reg_630 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1924_fu_1090_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c7_V_121_reg_577 <= add_ln691_2240_reg_1718;
    end else if (((icmp_ln890_1920_fu_1062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c7_V_121_reg_577 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1925_fu_872_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_122_reg_490 <= add_ln691_2241_reg_1637;
    end else if (((icmp_ln890_1921_fu_844_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_122_reg_490 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1913_fu_1267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_reg_641 <= add_ln691_2228_reg_1776;
    end else if (((icmp_ln890_1911_fu_1239_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_reg_641 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd1))) begin
        c8_V_57_reg_588 <= add_ln691_2242_reg_1731;
    end else if (((icmp_ln890_1922_fu_1074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c8_V_57_reg_588 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd1))) begin
        c8_V_58_reg_501 <= add_ln691_2244_reg_1650;
    end else if (((icmp_ln890_1923_fu_856_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_58_reg_501 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd1))) begin
        c8_V_reg_652 <= add_ln691_2229_reg_1789;
    end else if (((icmp_ln890_1912_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c8_V_reg_652 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15395_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_41_reg_374 <= 1'd1;
    end else if (((icmp_ln890_fu_696_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_41_reg_374 <= intra_trans_en_reg_349;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_42_reg_387 == 1'd0) | ((icmp_ln890_1914_fu_826_p2 == 1'd1) & (arb_29_reg_400 == 1'd1))) | ((icmp_ln890_1915_fu_809_p2 == 1'd1) & (arb_29_reg_400 == 1'd0))))) begin
        intra_trans_en_42_reg_387 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd0))) begin
        intra_trans_en_42_reg_387 <= intra_trans_en_41_reg_374;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd1))) begin
        intra_trans_en_reg_349 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_349 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        n_V_121_reg_599 <= add_ln691_2243_fu_1096_p2;
    end else if (((icmp_ln890_1924_fu_1090_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        n_V_121_reg_599 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        n_V_122_reg_512 <= add_ln691_2245_fu_878_p2;
    end else if (((icmp_ln890_1925_fu_872_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_122_reg_512 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        n_V_reg_663 <= add_ln691_2230_reg_1797;
    end else if (((icmp_ln890_1913_fu_1267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        n_V_reg_663 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        p_Val2_179_reg_610 <= zext_ln1497_121_fu_1166_p1;
    end else if (((icmp_ln890_1924_fu_1090_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        p_Val2_179_reg_610 <= in_data_V_227_reg_1705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Val2_180_reg_674 <= zext_ln1497_fu_1389_p1;
    end else if (((icmp_ln890_1913_fu_1267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        p_Val2_180_reg_674 <= reg_684;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        p_Val2_s_reg_523 <= zext_ln1497_122_fu_948_p1;
    end else if (((icmp_ln890_1925_fu_872_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_523 <= reg_684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd0))) begin
        add_i_i611_cast_reg_1553[5 : 3] <= add_i_i611_cast_fu_722_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_2225_reg_1755 <= add_ln691_2225_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_2226_reg_1545 <= add_ln691_2226_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_2227_reg_1768 <= add_ln691_2227_fu_1233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_2228_reg_1776 <= add_ln691_2228_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_2229_reg_1789 <= add_ln691_2229_fu_1261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln691_2230_reg_1797 <= add_ln691_2230_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln15474_reg_1680 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln691_2232_reg_1684 <= add_ln691_2232_fu_1021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln15406_reg_1573 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_2235_reg_1577 <= add_ln691_2235_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_42_reg_387 == 1'd1) & (arb_29_reg_400 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2236_reg_1611 <= add_ln691_2236_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_42_reg_387 == 1'd1) & (arb_29_reg_400 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln691_2237_reg_1598 <= add_ln691_2237_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_2238_reg_1710 <= add_ln691_2238_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_2239_reg_1629 <= add_ln691_2239_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_2240_reg_1718 <= add_ln691_2240_fu_1068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_2241_reg_1637 <= add_ln691_2241_fu_850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_2242_reg_1731 <= add_ln691_2242_fu_1084_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_2244_reg_1650 <= add_ln691_2244_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1489 <= add_ln691_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_191_reg_1559 <= c2_V_191_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_024_fu_266 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_302_fu_170 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_303_fu_174 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_304_fu_178 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_305_fu_182 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_306_fu_186 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_307_fu_190 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_308_fu_194 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_309_fu_198 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_310_fu_202 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_311_fu_206 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_312_fu_210 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_313_fu_214 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_314_fu_218 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_315_fu_222 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (trunc_ln15519_fu_1112_p1 == 3'd7) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
        data_split_V_7_316_fu_226 <= data_split_V_0_134_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_317_fu_238 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_318_fu_242 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_319_fu_246 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_320_fu_250 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_321_fu_254 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_322_fu_258 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (trunc_ln15562_fu_1289_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
        data_split_V_7_323_fu_262 <= data_split_V_0_135_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (trunc_ln15451_fu_894_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
        data_split_V_7_fu_166 <= data_split_V_0_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1922_fu_1074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_3676_reg_1726 <= empty_3676_fu_1080_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1912_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        empty_3677_reg_1784 <= empty_3677_fu_1257_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1923_fu_856_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_reg_1645 <= empty_fu_862_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_25_fu_752_p2 == 1'd0) & (tmp_792_fu_740_p3 == 1'd0))) begin
        icmp_ln15406_reg_1573 <= icmp_ln15406_fu_757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1010_p2 == 1'd0) & (tmp_fu_998_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln15474_reg_1680 <= icmp_ln15474_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        in_data_V_227_reg_1705 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_684 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1909_fu_1227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1909_fu_1227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_1916_fu_1044_p2 == 1'd0) & (icmp_ln15474_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln890_1918_fu_786_p2 == 1'd0) & (icmp_ln15406_reg_1573 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_1_x110_blk_n = fifo_B_B_IO_L2_in_1_x110_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_1_x110_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (ap_predicate_op247_read_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op121_read_state6 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_1_x110_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_1_x110_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_2_x111_blk_n = fifo_B_B_IO_L2_in_2_x111_full_n;
    end else begin
        fifo_B_B_IO_L2_in_2_x111_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_B_B_IO_L2_in_2_x111_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_2_x111_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd1)))) begin
        fifo_B_PE_0_1_x166_blk_n = fifo_B_PE_0_1_x166_full_n;
    end else begin
        fifo_B_PE_0_1_x166_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd1))) begin
        fifo_B_PE_0_1_x166_din = u_116_fu_1357_p10;
    end else if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd1))) begin
        fifo_B_PE_0_1_x166_din = u_115_fu_1194_p10;
    end else if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd1))) begin
        fifo_B_PE_0_1_x166_din = u_fu_976_p10;
    end else begin
        fifo_B_PE_0_1_x166_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd1)) | (~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) | (~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd1)))) begin
        fifo_B_PE_0_1_x166_write = 1'b1;
    end else begin
        fifo_B_PE_0_1_x166_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1222_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_B_ping_V_0_address0 = zext_ln890_114_fu_1039_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_ping_V_0_address0 = zext_ln890_115_fu_804_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1916_fu_1044_p2 == 1'd0) & (icmp_ln15474_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_pong_V_0_address0 = zext_ln890_113_fu_821_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_116_fu_781_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1918_fu_786_p2 == 1'd0) & (icmp_ln15406_reg_1573 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1910_fu_708_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln15395_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_29_phi_fu_404_p4 == 1'd1) & (icmp_ln15395_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln886_25_fu_752_p2 == 1'd1) | (tmp_792_fu_740_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1918_fu_786_p2 == 1'd1) & (icmp_ln15406_reg_1573 == 1'd1)) | ((icmp_ln15406_reg_1573 == 1'd0) & (icmp_ln890_1919_fu_769_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln890_1918_fu_786_p2 == 1'd0) & (icmp_ln15406_reg_1573 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1)) & (icmp_ln15406_reg_1573 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln890_1919_fu_769_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_42_reg_387 == 1'd0) | ((icmp_ln890_1914_fu_826_p2 == 1'd1) & (arb_29_reg_400 == 1'd1))) | ((icmp_ln890_1915_fu_809_p2 == 1'd1) & (arb_29_reg_400 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1914_fu_826_p2 == 1'd0) & (intra_trans_en_42_reg_387 == 1'd1) & (arb_29_reg_400 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1921_fu_844_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1923_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1925_fu_872_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln878_125_fu_884_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln886_fu_1010_p2 == 1'd1) | (tmp_fu_998_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (1'b1 == ap_CS_fsm_state15) & (((icmp_ln890_1916_fu_1044_p2 == 1'd1) & (icmp_ln15474_reg_1680 == 1'd1)) | ((icmp_ln15474_reg_1680 == 1'd0) & (icmp_ln890_1917_fu_1027_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln890_1916_fu_1044_p2 == 1'd0) & (icmp_ln15474_reg_1680 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1)) & (icmp_ln15474_reg_1680 == 1'd0) & (icmp_ln890_1917_fu_1027_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1920_fu_1062_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1922_fu_1074_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1924_fu_1090_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln878_124_fu_1102_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1909_fu_1227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1911_fu_1239_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1912_fu_1251_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1913_fu_1267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln878_fu_1279_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i611_cast_fu_722_p2 = ($signed(6'd41) - $signed(p_shl_fu_714_p3));

assign add_ln691_2225_fu_1216_p2 = (c5_V_reg_619 + 2'd1);

assign add_ln691_2226_fu_702_p2 = (c1_V_reg_363 + 3'd1);

assign add_ln691_2227_fu_1233_p2 = (c6_V_reg_630 + 6'd1);

assign add_ln691_2228_fu_1245_p2 = (c7_V_reg_641 + 4'd1);

assign add_ln691_2229_fu_1261_p2 = (c8_V_reg_652 + 5'd1);

assign add_ln691_2230_fu_1273_p2 = (n_V_reg_663 + 4'd1);

assign add_ln691_2231_fu_1033_p2 = (c4_V_reg_555 + 2'd1);

assign add_ln691_2232_fu_1021_p2 = (c4_V_91_reg_544 + 2'd1);

assign add_ln691_2234_fu_775_p2 = (c4_V_92_reg_446 + 2'd1);

assign add_ln691_2235_fu_763_p2 = (c4_V_93_reg_435 + 2'd1);

assign add_ln691_2236_fu_815_p2 = (c5_V_179_reg_468 + 2'd1);

assign add_ln691_2237_fu_798_p2 = (c5_V_180_reg_457 + 2'd1);

assign add_ln691_2238_fu_1056_p2 = (c6_V_183_reg_566 + 6'd1);

assign add_ln691_2239_fu_838_p2 = (c6_V_184_reg_479 + 6'd1);

assign add_ln691_2240_fu_1068_p2 = (c7_V_121_reg_577 + 4'd1);

assign add_ln691_2241_fu_850_p2 = (c7_V_122_reg_490 + 4'd1);

assign add_ln691_2242_fu_1084_p2 = (c8_V_57_reg_588 + 5'd1);

assign add_ln691_2243_fu_1096_p2 = (n_V_121_reg_599 + 4'd1);

assign add_ln691_2244_fu_866_p2 = (c8_V_58_reg_501 + 5'd1);

assign add_ln691_2245_fu_878_p2 = (n_V_122_reg_512 + 4'd1);

assign add_ln691_fu_690_p2 = (c0_V_reg_338 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_125_fu_884_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state15 = ((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op247_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state16 = ((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21 = ((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_124_fu_1102_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state27 = ((fifo_B_PE_0_1_x166_full_n == 1'b0) & (icmp_ln878_fu_1279_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state6 = ((fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0) & (ap_predicate_op121_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_2_x111_full_n == 1'b0) | (fifo_B_B_IO_L2_in_1_x110_empty_n == 1'b0));
end

assign ap_phi_mux_arb_29_phi_fu_404_p4 = arb_29_reg_400;

always @ (*) begin
    ap_predicate_op121_read_state6 = ((icmp_ln890_1918_fu_786_p2 == 1'd0) & (icmp_ln15406_reg_1573 == 1'd1));
end

always @ (*) begin
    ap_predicate_op247_read_state15 = ((icmp_ln890_1916_fu_1044_p2 == 1'd0) & (icmp_ln15474_reg_1680 == 1'd1));
end

assign arb_fu_832_p2 = (arb_29_reg_400 ^ 1'd1);

assign c2_V_191_fu_728_p2 = (c2_V_reg_412 + 8'd1);

assign c3_94_fu_1050_p2 = (c3_reg_532 + 4'd1);

assign c3_95_fu_792_p2 = (c3_93_reg_423 + 4'd1);

assign data_split_V_0_134_fu_1108_p1 = p_Val2_179_reg_610[31:0];

assign data_split_V_0_135_fu_1285_p1 = p_Val2_180_reg_674[31:0];

assign data_split_V_0_fu_890_p1 = p_Val2_s_reg_523[31:0];

assign empty_3676_fu_1080_p1 = c7_V_121_reg_577[2:0];

assign empty_3677_fu_1257_p1 = c7_V_reg_641[2:0];

assign empty_fu_862_p1 = c7_V_122_reg_490[2:0];

assign fifo_B_B_IO_L2_in_2_x111_din = fifo_B_B_IO_L2_in_1_x110_dout;

assign icmp_ln15395_fu_734_p2 = ((c2_V_reg_412 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln15406_fu_757_p2 = ((c3_93_reg_423 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln15474_fu_1015_p2 = ((c3_reg_532 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln878_124_fu_1102_p2 = ((n_V_121_reg_599 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_125_fu_884_p2 = ((n_V_122_reg_512 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1279_p2 = ((n_V_reg_663 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln886_25_fu_752_p2 = ((zext_ln886_25_fu_748_p1 > add_i_i611_cast_reg_1553) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1010_p2 = ((zext_ln886_fu_1006_p1 > add_i_i611_cast_reg_1553) ? 1'b1 : 1'b0);

assign icmp_ln890_1909_fu_1227_p2 = ((c5_V_reg_619 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1910_fu_708_p2 = ((c1_V_reg_363 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1911_fu_1239_p2 = ((c6_V_reg_630 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1912_fu_1251_p2 = ((c7_V_reg_641 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1913_fu_1267_p2 = ((c8_V_reg_652 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1914_fu_826_p2 = ((c5_V_179_reg_468 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1915_fu_809_p2 = ((c5_V_180_reg_457 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1916_fu_1044_p2 = ((c4_V_reg_555 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1917_fu_1027_p2 = ((c4_V_91_reg_544 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1918_fu_786_p2 = ((c4_V_92_reg_446 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1919_fu_769_p2 = ((c4_V_93_reg_435 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1920_fu_1062_p2 = ((c6_V_183_reg_566 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1921_fu_844_p2 = ((c6_V_184_reg_479 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1922_fu_1074_p2 = ((c7_V_121_reg_577 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1923_fu_856_p2 = ((c7_V_122_reg_490 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1924_fu_1090_p2 = ((c8_V_57_reg_588 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1925_fu_872_p2 = ((c8_V_58_reg_501 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_696_p2 = ((c0_V_reg_338 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_714_p3 = {{c1_V_reg_363}, {3'd0}};

assign r_170_fu_1156_p4 = {{p_Val2_179_reg_610[255:32]}};

assign r_171_fu_1379_p4 = {{p_Val2_180_reg_674[255:32]}};

assign r_fu_938_p4 = {{p_Val2_s_reg_523[255:32]}};

assign tmp_792_fu_740_p3 = c3_93_reg_423[32'd3];

assign tmp_fu_998_p3 = c3_reg_532[32'd3];

assign trunc_ln15451_fu_894_p1 = n_V_122_reg_512[2:0];

assign trunc_ln15519_fu_1112_p1 = n_V_121_reg_599[2:0];

assign trunc_ln15562_fu_1289_p1 = n_V_reg_663[2:0];

assign zext_ln1497_121_fu_1166_p1 = r_170_fu_1156_p4;

assign zext_ln1497_122_fu_948_p1 = r_fu_938_p4;

assign zext_ln1497_fu_1389_p1 = r_171_fu_1379_p4;

assign zext_ln886_25_fu_748_p1 = c3_93_reg_423;

assign zext_ln886_fu_1006_p1 = c3_reg_532;

assign zext_ln890_113_fu_821_p1 = c5_V_179_reg_468;

assign zext_ln890_114_fu_1039_p1 = c4_V_reg_555;

assign zext_ln890_115_fu_804_p1 = c5_V_180_reg_457;

assign zext_ln890_116_fu_781_p1 = c4_V_92_reg_446;

assign zext_ln890_fu_1222_p1 = c5_V_reg_619;

always @ (posedge ap_clk) begin
    add_i_i611_cast_reg_1553[2:0] <= 3'b001;
end

endmodule //top_B_IO_L2_in_1_x1
