AR programcounter behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/programCounter.vhd sub00/vhpl19 1461529481
AR instr_mem instr_mem_a /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/Instr_Mem.vhd sub00/vhpl21 1461537661
EN instruction_memory_tl NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd sub00/vhpl32 1461537680
AR hardware_tl structural /home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd sub00/vhpl15 1461537711
AR clk4hz behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd sub00/vhpl03 1461537673
AR dc_ctl mixed /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/DC_CTL.vhd sub00/vhpl37 1461537685
AR pc_inc combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_INC.vhd sub00/vhpl57 1461537653
EN clk4hz NULL /home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd sub00/vhpl02 1461537672
AR ex_mem_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/EX_MEM_CTL.vhd sub00/vhpl49 1461537691
EN alu_toplevel NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/alu_toplevel.vhd sub00/vhpl30 1461537678
EN reg_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/REG_CTL.vhd sub00/vhpl34 1461537682
EN word_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/word_unit.vhd sub00/vhpl28 1461537668
AR word_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/word_unit.vhd sub00/vhpl29 1461537669
AR arith_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/arith_unit.vhd sub00/vhpl23 1461537663
AR data_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/DATA_CTL.vhd sub00/vhpl39 1461537687
AR sseg_toplevel structural /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd sub00/vhpl09 1461537705
EN external_memory NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/EXTERNAL_MEMORY.vhd sub00/vhpl54 1461537696
EN shadow_reg NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_Register_Bank.vhd sub00/vhpl50 1461537692
EN datamem NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/DATAMEM.vhd sub00/vhpl16 1461537650
EN pc_offset NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_OFFSET.vhd sub00/vhpl58 1461537654
EN shadow_imm_add NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_IMM_Add.vhd sub00/vhpl52 1461537694
AR reg_ctl dataflow /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/REG_CTL.vhd sub00/vhpl35 1461537683
AR clock_toplevel structural /home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd sub00/vhpl13 1461537709
AR logical_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/logical_unit.vhd sub00/vhpl25 1461537665
EN hardware_tl NULL /home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd sub00/vhpl14 1461537710
EN logical_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/logical_unit.vhd sub00/vhpl24 1461537664
EN ex_mem_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/EX_MEM_CTL.vhd sub00/vhpl48 1461537690
AR sh_pcreg behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/ProgramCounter/ProgramCounter/SH_PCREG.vhd sub00/vhpl61 1461537657
EN pipelineregisters NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PipelineRegisters.vhd sub00/vhpl42 1461537698
EN registerbank NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/RegisterBank.vhd sub00/vhpl44 1461537700
EN debounce NULL /home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd sub00/vhpl04 1461537674
AR pipelineregisters behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PipelineRegisters.vhd sub00/vhpl43 1461537699
EN sseg_toplevel NULL /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd sub00/vhpl08 1461537704
AR debounce logic /home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd sub00/vhpl05 1461537675
EN data_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/DATA_CTL.vhd sub00/vhpl38 1461537686
EN clock_toplevel NULL /home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd sub00/vhpl12 1461537708
AR shadow_imm_add behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_IMM_Add.vhd sub00/vhpl53 1461537695
EN pc_inc NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_INC.vhd sub00/vhpl56 1461537652
AR datamem datamem_a /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/DATAMEM.vhd sub00/vhpl17 1461537651
AR buttoncontrol structural /home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd sub00/vhpl11 1461537707
AR ssegdriver behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd sub00/vhpl07 1461537677
EN ssegdriver NULL /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd sub00/vhpl06 1461537676
EN shift_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/shift_unit.vhd sub00/vhpl26 1461537666
EN programcounter NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/programCounter.vhd sub00/vhpl18 1461529480
EN arith_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/arith_unit.vhd sub00/vhpl22 1461537662
AR imsel dataflow /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/IMSEL.vhd sub00/vhpl41 1461537689
AR pc_offset combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_OFFSET.vhd sub00/vhpl59 1461537655
EN dc_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/DC_CTL.vhd sub00/vhpl36 1461537684
EN imsel NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/IMSEL.vhd sub00/vhpl40 1461537688
AR shadow_reg behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_Register_Bank.vhd sub00/vhpl51 1461537693
AR clk2hz behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd sub00/vhpl01 1461537671
EN buttoncontrol NULL /home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd sub00/vhpl10 1461537706
AR instruction_memory_tl structural /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd sub00/vhpl33 1461537681
EN projlab01 NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ProjLab01.vhd sub00/vhpl46 1461537702
AR projlab01 structural /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ProjLab01.vhd sub00/vhpl47 1461537703
EN sh_pcreg NULL /home/robert/UMD_RISC-16G5/ProjectLab2/ProgramCounter/ProgramCounter/SH_PCREG.vhd sub00/vhpl60 1461537656
AR registerbank behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/RegisterBank.vhd sub00/vhpl45 1461537701
EN clk2hz NULL /home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd sub00/vhpl00 1461537670
AR alu_toplevel structural /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/alu_toplevel.vhd sub00/vhpl31 1461537679
EN instr_mem NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/Instr_Mem.vhd sub00/vhpl20 1461537660
EN adr_latch NULL /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ADR_LATCH.vhd sub00/vhpl62 1461537658
AR external_memory external_memory_a /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/EXTERNAL_MEMORY.vhd sub00/vhpl55 1461537697
AR shift_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/shift_unit.vhd sub00/vhpl27 1461537667
AR adr_latch behavioral /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ADR_LATCH.vhd sub00/vhpl63 1461537659
