$date
	Sat Jan 09 16:22:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_down_dataflow_testBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 4 # out [3:0] $end
$var wire 4 $ not_out [3:0] $end
$var wire 4 % new_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
b1111 $
b0 #
0"
0!
$end
#100
1"
#110
b1010 %
b0 $
b1111 #
1!
#120
0!
#130
b1001 %
b101 $
b1010 #
1!
#140
0!
#150
b1000 %
b110 $
b1001 #
1!
#160
0!
#170
b111 %
b111 $
b1000 #
1!
#180
0!
#190
b10 %
b1000 $
b111 #
1!
#200
0!
#210
b1 %
b1101 $
b10 #
1!
#220
0!
#230
b0 %
b1110 $
b1 #
1!
#240
0!
#250
b1111 %
b1111 $
b0 #
1!
#260
0!
#270
b1010 %
b0 $
b1111 #
1!
#280
0!
#290
b1001 %
b101 $
b1010 #
1!
#300
0!
#310
b1000 %
b110 $
b1001 #
1!
#320
0!
#330
b111 %
b111 $
b1000 #
1!
#340
0!
#350
b10 %
b1000 $
b111 #
1!
#360
0!
#370
b1 %
b1101 $
b10 #
1!
#380
0!
#390
b0 %
b1110 $
b1 #
1!
#400
0!
#410
b1111 %
b1111 $
b0 #
1!
#420
0!
#430
b1010 %
b0 $
b1111 #
1!
#440
0!
#450
b1001 %
b101 $
b1010 #
1!
#460
0!
#470
b1000 %
b110 $
b1001 #
1!
#480
0!
#490
b111 %
b111 $
b1000 #
1!
#500
0!
#510
b10 %
b1000 $
b111 #
1!
#520
0!
#530
b1 %
b1101 $
b10 #
1!
#540
0!
#550
b0 %
b1110 $
b1 #
1!
#560
0!
#570
b1111 %
b1111 $
b0 #
1!
#580
0!
#590
b1010 %
b0 $
b1111 #
1!
#600
0!
#610
b1001 %
b101 $
b1010 #
1!
#620
b1111 %
b1111 $
b0 #
0"
0!
#720
