{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564350170018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564350170029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 17:42:49 2019 " "Processing started: Sun Jul 28 17:42:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564350170029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350170029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spaceinvaders -c spaceinvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off spaceinvaders -c spaceinvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350170029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564350170873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564350170873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Found design unit 1: pc-behavior" {  } { { "lib/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/lib/pc.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564350182982 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "lib/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/lib/pc.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564350182982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350182982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spaceinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceinvaders-Behavior " "Found design unit 1: spaceinvaders-Behavior" {  } { { "spaceinvaders.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/spaceinvaders.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564350182987 ""} { "Info" "ISGN_ENTITY_NAME" "1 spaceinvaders " "Found entity 1: spaceinvaders" {  } { { "spaceinvaders.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/spaceinvaders.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564350182987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350182987 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "general lib pc.vhd(4) " "VHDL Use Clause error at pc.vhd(4): design library \"lib\" does not contain primary unit \"general\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "lib/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/lib/pc.vhd" 4 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1564350182988 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "pc.vhd(4) " "VHDL error at pc.vhd(4): selected name in use clause is not an expanded name" {  } { { "lib/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/FPGA_Games/space-invaders-vhdl/lib/pc.vhd" 4 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1564350182988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564350183154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 28 17:43:03 2019 " "Processing ended: Sun Jul 28 17:43:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564350183154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564350183154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564350183154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350183154 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1564350183812 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564350183814 ""}
