// Seed: 1585442565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output tri0 id_7;
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_9 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_9;
  ;
  assign id_7 = 1;
  wor id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  real [-1 'h0 : 1] id_17;
  ;
  parameter id_18 = 1;
  assign id_10 = id_14;
  assign id_12 = 1;
  always id_9 <= id_10;
endmodule
module module_1 #(
    parameter id_15 = 32'd31,
    parameter id_4  = 32'd63
) (
    output wand id_0,
    inout tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 _id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    output tri id_8,
    input wire id_9,
    input tri id_10,
    input supply0 id_11
);
  generate
    wire id_13;
  endgenerate
  logic [7:0][id_4 : 1] id_14;
  wire _id_15;
  wire [1 : 1 'h0] id_16;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_13,
      id_13,
      id_16,
      id_16,
      id_13,
      id_13
  );
endmodule
