# MIN-Execution-Unit-RTL-
The aim was to design the execution unit of the MIN (CISC) Processor with a given set of Instructions . Write a testbench to test the execution of an Instruction using Verilog Code. Software used for the project was QuestaSim
