Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sat Apr 12 15:46:56 2014
| Host         : andrew-arch running 64-bit Arch Linux
| Command      : report_timing_summary -file narrator_timing_summary_routed.rpt -pb narrator_timing_summary_routed.pb
| Design       : narrator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
----------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There is 1 port with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.161        0.000                      0                  418        0.033        0.000                      0                  418        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        4.161        0.000                      0                  418        0.033        0.000                      0                  418        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 chatter_inst/end_val_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chatter_inst/fsm_inst/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.724ns (64.804%)  route 2.023ns (35.196%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 14.678 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=131, routed)         1.658     5.017    chatter_inst/CLK
    RAMB18_X1Y56                                                      r  chatter_inst/end_val_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.471 r  chatter_inst/end_val_reg/DOADO[3]
                         net (fo=1, routed)           0.865     8.336    chatter_inst/end_val_reg__0[3]
    SLICE_X62Y141        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  chatter_inst/FSM_onehot_next_state[4]_i_10/O
                         net (fo=1, routed)           0.000     8.460    chatter_inst/n_0_FSM_onehot_next_state[4]_i_10
    SLICE_X62Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.993 r  chatter_inst/FSM_onehot_next_state_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.993    chatter_inst/n_0_FSM_onehot_next_state_reg[4]_i_5
    SLICE_X62Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.150 r  chatter_inst/FSM_onehot_next_state_reg[4]_i_4/CO[1]
                         net (fo=3, routed)           0.621     9.770    chatter_inst/fsm_inst/CO[0]
    SLICE_X60Y143        LUT5 (Prop_lut5_I0_O)        0.332    10.102 f  chatter_inst/fsm_inst/FSM_onehot_next_state[0]_i_2/O
                         net (fo=1, routed)           0.537    10.639    chatter_inst/fsm_inst/n_0_FSM_onehot_next_state[0]_i_2
    SLICE_X59Y143        LUT4 (Prop_lut4_I3_O)        0.124    10.763 r  chatter_inst/fsm_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.763    chatter_inst/fsm_inst/n_0_FSM_onehot_next_state[0]_i_1
    SLICE_X59Y143        FDRE                                         r  chatter_inst/fsm_inst/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=131, routed)         1.493    14.678    chatter_inst/fsm_inst/CLK
    SLICE_X59Y143                                                     r  chatter_inst/fsm_inst/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.252    14.930    
                         clock uncertainty           -0.035    14.895    
    SLICE_X59Y143        FDRE (Setup_fdre_C_D)        0.029    14.924    chatter_inst/fsm_inst/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 chatter_inst/rom_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.886%)  route 0.431ns (77.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.394    chatter_inst/CLK
    SLICE_X63Y142                                                     r  chatter_inst/rom_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.128     1.522 r  chatter_inst/rom_address_reg[9]/Q
                         net (fo=16, routed)          0.431     1.954    chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y30         RAMB36E1                                     r  chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=131, routed)         0.962     2.031    chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y30                                                      r  chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.240     1.790    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.920    chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108  RAMB36_X2Y26   chatter_inst/rom_vo/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X62Y140  chatter_inst/rom_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X57Y143  chatter_inst/data_register_reg[0]/C



