# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
# Date created = 20:59:36  November 18, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		demo_root_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY alt_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:59:36  NOVEMBER 18, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_91 -to OSCCLK
set_location_assignment PIN_11 -to an[3]
set_location_assignment PIN_10 -to an[2]
set_location_assignment PIN_138 -to an[1]
set_location_assignment PIN_137 -to an[0]
set_location_assignment PIN_129 -to blue[1]
set_location_assignment PIN_128 -to blue[0]
set_location_assignment PIN_126 -to green[1]
set_location_assignment PIN_125 -to green[0]
set_location_assignment PIN_121 -to red[1]
set_location_assignment PIN_120 -to red[0]
set_location_assignment PIN_114 -to sseg[7]
set_location_assignment PIN_142 -to sseg[6]
set_location_assignment PIN_143 -to sseg[5]
set_location_assignment PIN_144 -to sseg[4]
set_location_assignment PIN_1 -to sseg[3]
set_location_assignment PIN_2 -to sseg[2]
set_location_assignment PIN_3 -to sseg[1]
set_location_assignment PIN_7 -to sseg[0]
set_location_assignment PIN_133 -to hsync
set_location_assignment PIN_132 -to vsync
set_location_assignment PIN_88 -to ps2_clk
set_location_assignment PIN_119 -to ps2_data
set_location_assignment PIN_127 -to green[2]
set_location_assignment PIN_124 -to red[2]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name VERILOG_FILE ../sseg.v
set_global_assignment -name VERILOG_FILE alt_top.v
set_global_assignment -name VERILOG_FILE CPUROM.v
set_global_assignment -name VERILOG_FILE fontrom_glue.v
set_global_assignment -name VERILOG_FILE clk.v
set_global_assignment -name VERILOG_FILE ../../mc6809i.v
set_global_assignment -name VERILOG_FILE ../../mc6809.v
set_global_assignment -name VERILOG_FILE ../vga.v
set_global_assignment -name VERILOG_FILE ../simplefifo.v
set_global_assignment -name VERILOG_FILE ../ps2_communication.v
set_global_assignment -name VERILOG_FILE ../demo_root.v
set_global_assignment -name VERILOG_FILE bram.v
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name QIP_FILE fontroma.qip
set_global_assignment -name QIP_FILE cpuroma.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
