\subsection{arch Architecture Reference}
\label{classcompress__v2_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d2/d1f/classcompress__v2_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+284}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+285}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+286}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+287}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf data\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf d\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf d\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compr\+\_\+array} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{447} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compr\+\_\+array\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{447} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tst\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tst\+\_\+msb} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} 
\item 
{\bf tst\+\_\+lsb} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} 
\item 
{\bf wreq\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wreq\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wreq\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 33} of file {\bf compress\+\_\+v2.\+vhd}.



\subsubsection{Member Function Documentation}
\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+284@{P\+R\+O\+C\+E\+S\+S\+\_\+284}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+284@{P\+R\+O\+C\+E\+S\+S\+\_\+284}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+284clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+284(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classcompress__v2_1_1arch_a100b750612c20bdb946c3e888d356eb9}


Definition at line {\bf 80} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+285@{P\+R\+O\+C\+E\+S\+S\+\_\+285}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+285@{P\+R\+O\+C\+E\+S\+S\+\_\+285}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+285clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+285(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classcompress__v2_1_1arch_a5b496ccf8bc527053332765585145ef2}


Definition at line {\bf 104} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+286@{P\+R\+O\+C\+E\+S\+S\+\_\+286}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+286@{P\+R\+O\+C\+E\+S\+S\+\_\+286}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+286clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+286(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classcompress__v2_1_1arch_aa14347612c9b04b7b60c814863d07827}


Definition at line {\bf 125} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+287@{P\+R\+O\+C\+E\+S\+S\+\_\+287}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+287@{P\+R\+O\+C\+E\+S\+S\+\_\+287}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+287clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+287(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classcompress__v2_1_1arch_a391ab6b10bb6e21f6fe4a175342462d2}


Definition at line {\bf 162} of file {\bf compress\+\_\+v2.\+vhd}.



\subsubsection{Member Data Documentation}
\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!compr\+\_\+array@{compr\+\_\+array}}
\index{compr\+\_\+array@{compr\+\_\+array}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{compr\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compr\+\_\+array} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{447} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_adc80f14cfbe19a70128e9b7ba256a12b}


Definition at line {\bf 41} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!compr\+\_\+array\+\_\+reg@{compr\+\_\+array\+\_\+reg}}
\index{compr\+\_\+array\+\_\+reg@{compr\+\_\+array\+\_\+reg}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{compr\+\_\+array\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compr\+\_\+array\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{447} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_af3d068af82c00e8376ad31d090d44b4d}


Definition at line {\bf 42} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!d\+\_\+out@{d\+\_\+out}}
\index{d\+\_\+out@{d\+\_\+out}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{d\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf d\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_acf5e5c72a919ba916b738bc23e1ae73e}


Definition at line {\bf 38} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!d\+\_\+out\+\_\+reg@{d\+\_\+out\+\_\+reg}}
\index{d\+\_\+out\+\_\+reg@{d\+\_\+out\+\_\+reg}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{d\+\_\+out\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf d\+\_\+out\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_aef5ab4db7bf268d9a9493fe42123d45c}


Definition at line {\bf 38} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!data\+\_\+in\+\_\+reg@{data\+\_\+in\+\_\+reg}}
\index{data\+\_\+in\+\_\+reg@{data\+\_\+in\+\_\+reg}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{data\+\_\+in\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a62f0846488ba0e234bbf3d4133d0a67c}


Definition at line {\bf 37} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!data\+\_\+in\+\_\+valid\+\_\+reg@{data\+\_\+in\+\_\+valid\+\_\+reg}}
\index{data\+\_\+in\+\_\+valid\+\_\+reg@{data\+\_\+in\+\_\+valid\+\_\+reg}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{data\+\_\+in\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a5d988ee58b56f726e1d9ccdec85af101}


Definition at line {\bf 49} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{smpl\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_ad7a73369efc130365a732c4973808416}


Definition at line {\bf 39} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!smpl\+\_\+cnt\+\_\+max@{smpl\+\_\+cnt\+\_\+max}}
\index{smpl\+\_\+cnt\+\_\+max@{smpl\+\_\+cnt\+\_\+max}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{smpl\+\_\+cnt\+\_\+max}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a95c79ac0a45c2d02b32696d0fb75fae9}


Definition at line {\bf 40} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!tst\+\_\+lsb@{tst\+\_\+lsb}}
\index{tst\+\_\+lsb@{tst\+\_\+lsb}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{tst\+\_\+lsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tst\+\_\+lsb} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a2f12405ba8d17fed532c9424cce375e5}


Definition at line {\bf 45} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!tst\+\_\+msb@{tst\+\_\+msb}}
\index{tst\+\_\+msb@{tst\+\_\+msb}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{tst\+\_\+msb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tst\+\_\+msb} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_ad265f7a535bfee23ef1f894050ac781f}


Definition at line {\bf 44} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!tst\+\_\+out@{tst\+\_\+out}}
\index{tst\+\_\+out@{tst\+\_\+out}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{tst\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tst\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a7ef03714b7952638e3df81340e2dd0b8}


Definition at line {\bf 43} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!wreq\+\_\+cnt@{wreq\+\_\+cnt}}
\index{wreq\+\_\+cnt@{wreq\+\_\+cnt}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{wreq\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wreq\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_addd5f3a63aff460bfacb0fb6a016389e}


Definition at line {\bf 47} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!wreq\+\_\+cnt\+\_\+max@{wreq\+\_\+cnt\+\_\+max}}
\index{wreq\+\_\+cnt\+\_\+max@{wreq\+\_\+cnt\+\_\+max}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{wreq\+\_\+cnt\+\_\+max}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wreq\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a8b2c7d3196ff64c7d3e630116dc913d1}


Definition at line {\bf 48} of file {\bf compress\+\_\+v2.\+vhd}.

\index{compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}!wreq\+\_\+sig@{wreq\+\_\+sig}}
\index{wreq\+\_\+sig@{wreq\+\_\+sig}!compress\+\_\+v2\+::arch@{compress\+\_\+v2\+::arch}}
\paragraph[{wreq\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wreq\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classcompress__v2_1_1arch_a97af459362bf06b95e6c0744378b1510}


Definition at line {\bf 46} of file {\bf compress\+\_\+v2.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+packets/{\bf compress\+\_\+v2.\+vhd}\end{DoxyCompactItemize}
