
../repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_verifier.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <token_name>:
   0:	mov	ip, sp
   4:	sub	sp, sp, #8
   8:	str	ip, [sp]
   c:	str	lr, [sp, #4]
  10:	ldr	r3, [r0, #4]
  14:	str	r3, [r1]
  18:	ldr	r3, [r0]
  1c:	str	r3, [r2]
  20:	ldr	lr, [sp, #4]
  24:	add	sp, sp, #8
  28:	bx	lr

0000002c <fb_compound_name>:
  2c:	mov	ip, sp
  30:	sub	sp, sp, #8
  34:	str	ip, [sp]
  38:	str	lr, [sp, #4]
  3c:	mov	r2, r1
  40:	mov	r1, r0
  44:	ldr	r0, [r1, #12]
  48:	bl	0 <__flatcc_fb_scoped_symbol_name>
  4c:	ldr	lr, [sp, #4]
  50:	add	sp, sp, #8
  54:	bx	lr

00000058 <symbol_name>:
  58:	mov	ip, sp
  5c:	sub	sp, sp, #8
  60:	str	ip, [sp]
  64:	str	lr, [sp, #4]
  68:	ldr	r0, [r0, #4]
  6c:	bl	0 <token_name>
  70:	ldr	lr, [sp, #4]
  74:	add	sp, sp, #8
  78:	bx	lr

0000007c <gen_prologue>:
  7c:	mov	ip, sp
  80:	sub	sp, sp, #8
  84:	str	ip, [sp]
  88:	str	lr, [sp, #4]
  8c:	ldr	r1, [r0, #212]	; 0xd4
  90:	ldr	r2, [r1, #140]	; 0x8c
  94:	cmp	r2, #0
  98:	beq	a8 <gen_prologue+0x2c>
  9c:	ldr	r0, [r0, #204]	; 0xcc
  a0:	ldr	r1, [pc, #16]	; b8 <gen_prologue+0x3c>
  a4:	bl	0 <fprintf>
  a8:	mov	r0, #0
  ac:	ldr	lr, [sp, #4]
  b0:	add	sp, sp, #8
  b4:	bx	lr
  b8:	.word	0x000003c3

000000bc <gen_epilogue>:
  bc:	mov	ip, sp
  c0:	sub	sp, sp, #8
  c4:	str	ip, [sp]
  c8:	str	lr, [sp, #4]
  cc:	ldr	r1, [r0, #212]	; 0xd4
  d0:	ldr	r2, [r1, #140]	; 0x8c
  d4:	cmp	r2, #0
  d8:	beq	e8 <gen_epilogue+0x2c>
  dc:	ldr	r0, [r0, #204]	; 0xcc
  e0:	ldr	r1, [pc, #16]	; f8 <gen_epilogue+0x3c>
  e4:	bl	0 <fprintf>
  e8:	mov	r0, #0
  ec:	ldr	lr, [sp, #4]
  f0:	add	sp, sp, #8
  f4:	bx	lr
  f8:	.word	0x00000747

000000fc <gen_verifier_pretext>:
  fc:	mov	ip, sp
 100:	sub	sp, sp, #16
 104:	str	ip, [sp]
 108:	str	lr, [sp, #4]
 10c:	str	r4, [sp, #8]
 110:	mov	r4, r0
 114:	ldr	r0, [r4, #204]	; 0xcc
 118:	ldr	r1, [pc, #148]	; 1b4 <gen_verifier_pretext+0xb8>
 11c:	ldr	r2, [r4, #208]	; 0xd0
 120:	ldr	r2, [r2, #164]	; 0xa4
 124:	ldr	r3, [r4, #208]	; 0xd0
 128:	ldr	r3, [r3, #164]	; 0xa4
 12c:	bl	0 <fprintf>
 130:	ldr	r0, [r4, #204]	; 0xcc
 134:	ldr	r1, [pc, #128]	; 1bc <gen_verifier_pretext+0xc0>
 138:	bl	0 <fprintf>
 13c:	ldr	r0, [r4, #204]	; 0xcc
 140:	ldr	r1, [pc, #120]	; 1c0 <gen_verifier_pretext+0xc4>
 144:	ldr	r2, [r4, #208]	; 0xd0
 148:	ldr	r2, [r2, #164]	; 0xa4
 14c:	bl	0 <fprintf>
 150:	ldr	r0, [r4, #204]	; 0xcc
 154:	ldr	r1, [pc, #116]	; 1d0 <gen_verifier_pretext+0xd4>
 158:	ldr	r2, [r4, #208]	; 0xd0
 15c:	ldr	r2, [r2, #160]	; 0xa0
 160:	bl	0 <fprintf>
 164:	ldr	r0, [r4, #204]	; 0xcc
 168:	ldr	r1, [pc, #72]	; 1b8 <gen_verifier_pretext+0xbc>
 16c:	bl	0 <fprintf>
 170:	ldr	r0, [r4, #204]	; 0xcc
 174:	ldr	r1, [pc, #80]	; 1cc <gen_verifier_pretext+0xd0>
 178:	bl	0 <fprintf>
 17c:	ldr	r1, [pc, #68]	; 1c8 <gen_verifier_pretext+0xcc>
 180:	ldr	r2, [pc, #76]	; 1d4 <gen_verifier_pretext+0xd8>
 184:	mov	r0, r4
 188:	bl	0 <__flatcc_fb_gen_c_includes>
 18c:	mov	r0, r4
 190:	bl	7c <gen_prologue>
 194:	ldr	r0, [r4, #204]	; 0xcc
 198:	ldr	r1, [pc, #36]	; 1c4 <gen_verifier_pretext+0xc8>
 19c:	bl	0 <fprintf>
 1a0:	mov	r0, #0
 1a4:	ldr	r4, [sp, #8]
 1a8:	ldr	lr, [sp, #4]
 1ac:	add	sp, sp, #16
 1b0:	bx	lr
 1b4:	.word	0x00000c83
 1b8:	.word	0x00000c7b
 1bc:	.word	0x000007c7
 1c0:	.word	0x000007b2
 1c4:	.word	0x00000902
 1c8:	.word	0x00000600
 1cc:	.word	0x00000ad3
 1d0:	.word	0x00000bb8
 1d4:	.word	0x00000677

000001d8 <gen_verifier_footer>:
 1d8:	mov	ip, sp
 1dc:	sub	sp, sp, #16
 1e0:	str	ip, [sp]
 1e4:	str	lr, [sp, #4]
 1e8:	str	r4, [sp, #8]
 1ec:	mov	r4, r0
 1f0:	mov	r0, r4
 1f4:	bl	bc <gen_epilogue>
 1f8:	ldr	r0, [r4, #204]	; 0xcc
 1fc:	ldr	r1, [pc, #28]	; 220 <gen_verifier_footer+0x48>
 200:	ldr	r2, [r4, #208]	; 0xd0
 204:	ldr	r2, [r2, #164]	; 0xa4
 208:	bl	0 <fprintf>
 20c:	mov	r0, #0
 210:	ldr	r4, [sp, #8]
 214:	ldr	lr, [sp, #4]
 218:	add	sp, sp, #16
 21c:	bx	lr
 220:	.word	0x00000bd0

00000224 <gen_union_verifier>:
 224:	mov	ip, sp
 228:	sub	sp, sp, #512	; 0x200
 22c:	str	ip, [sp, #20]
 230:	str	lr, [sp, #24]
 234:	str	r4, [sp, #32]
 238:	str	r5, [sp, #36]	; 0x24
 23c:	str	r6, [sp, #40]	; 0x28
 240:	str	r7, [sp, #44]	; 0x2c
 244:	str	r9, [sp, #48]	; 0x30
 248:	mov	r4, r1
 24c:	mov	r5, r0
 250:	add	r0, sp, #64	; 0x40
 254:	mov	r1, #0
 258:	mov	r2, #220	; 0xdc
 25c:	bl	0 <memset>
 260:	add	r0, sp, #288	; 0x120
 264:	mov	r1, #0
 268:	mov	r2, #220	; 0xdc
 26c:	bl	0 <memset>
 270:	add	r1, sp, #64	; 0x40
 274:	mov	r0, r4
 278:	bl	2c <fb_compound_name>
 27c:	ldr	r0, [r5, #204]	; 0xcc
 280:	ldr	r1, [pc, #440]	; 440 <gen_union_verifier+0x21c>
 284:	add	r2, sp, #64	; 0x40
 288:	bl	0 <fprintf>
 28c:	ldr	r4, [r4, #20]
 290:	cmp	r4, #0
 294:	beq	400 <gen_union_verifier+0x1dc>
 298:	add	r1, sp, #56	; 0x38
 29c:	add	r2, sp, #60	; 0x3c
 2a0:	mov	r0, r4
 2a4:	bl	58 <symbol_name>
 2a8:	ldrh	ip, [r4, #24]
 2ac:	cmp	ip, #0
 2b0:	beq	3f8 <gen_union_verifier+0x1d4>
 2b4:	cmp	ip, #10
 2b8:	beq	3dc <gen_union_verifier+0x1b8>
 2bc:	cmp	ip, #14
 2c0:	bne	398 <gen_union_verifier+0x174>
 2c4:	ldr	r0, [r4, #16]
 2c8:	add	r1, sp, #288	; 0x120
 2cc:	bl	2c <fb_compound_name>
 2d0:	ldr	r2, [r4, #16]
 2d4:	ldrh	r3, [r2, #8]
 2d8:	cmp	r3, #0
 2dc:	beq	370 <gen_union_verifier+0x14c>
 2e0:	cmp	r3, #1
 2e4:	bne	32c <gen_union_verifier+0x108>
 2e8:	ldr	r0, [r5, #204]	; 0xcc
 2ec:	ldr	r1, [pc, #324]	; 438 <gen_union_verifier+0x214>
 2f0:	ldr	r2, [r4, #48]	; 0x30
 2f4:	ldr	ip, [r4, #16]
 2f8:	ldr	r9, [ip, #112]	; 0x70
 2fc:	ldr	r3, [ip, #116]	; 0x74
 300:	ldr	ip, [r4, #16]
 304:	ldrh	r6, [ip, #104]	; 0x68
 308:	ldr	ip, [sp, #56]	; 0x38
 30c:	ldr	r7, [sp, #60]	; 0x3c
 310:	str	r7, [sp, #16]
 314:	str	ip, [sp, #12]
 318:	str	r6, [sp, #8]
 31c:	str	r3, [sp, #4]
 320:	str	r9, [sp]
 324:	bl	0 <fprintf>
 328:	b	3f8 <gen_union_verifier+0x1d4>
 32c:	ldr	r0, [pc, #252]	; 430 <gen_union_verifier+0x20c>
 330:	ldr	r0, [r0]
 334:	ldr	r1, [pc, #288]	; 45c <gen_union_verifier+0x238>
 338:	ldr	r2, [pc, #272]	; 450 <gen_union_verifier+0x22c>
 33c:	mov	r3, #74	; 0x4a
 340:	ldr	ip, [pc, #256]	; 448 <gen_union_verifier+0x224>
 344:	str	ip, [sp]
 348:	bl	0 <fprintf>
 34c:	ldr	r0, [pc, #240]	; 444 <gen_union_verifier+0x220>
 350:	ldr	r1, [pc, #248]	; 450 <gen_union_verifier+0x22c>
 354:	mov	r2, #74	; 0x4a
 358:	ldr	r3, [pc, #244]	; 454 <gen_union_verifier+0x230>
 35c:	bl	0 <__assert_fail>
 360:	mvn	r0, #0
 364:	bl	0 <exit>
 368:	mvn	r0, #0
 36c:	b	410 <gen_union_verifier+0x1ec>
 370:	ldr	r0, [r5, #204]	; 0xcc
 374:	ldr	r1, [pc, #192]	; 43c <gen_union_verifier+0x218>
 378:	ldr	r2, [r4, #48]	; 0x30
 37c:	add	r3, sp, #288	; 0x120
 380:	ldr	ip, [sp, #56]	; 0x38
 384:	ldr	r6, [sp, #60]	; 0x3c
 388:	str	r6, [sp, #4]
 38c:	str	ip, [sp]
 390:	bl	0 <fprintf>
 394:	b	3f8 <gen_union_verifier+0x1d4>
 398:	ldr	r0, [pc, #144]	; 430 <gen_union_verifier+0x20c>
 39c:	ldr	r0, [r0]
 3a0:	ldr	r1, [pc, #180]	; 45c <gen_union_verifier+0x238>
 3a4:	ldr	r2, [pc, #164]	; 450 <gen_union_verifier+0x22c>
 3a8:	mov	r3, #83	; 0x53
 3ac:	ldr	ip, [pc, #152]	; 44c <gen_union_verifier+0x228>
 3b0:	str	ip, [sp]
 3b4:	bl	0 <fprintf>
 3b8:	ldr	r0, [pc, #132]	; 444 <gen_union_verifier+0x220>
 3bc:	ldr	r1, [pc, #140]	; 450 <gen_union_verifier+0x22c>
 3c0:	mov	r2, #83	; 0x53
 3c4:	ldr	r3, [pc, #136]	; 454 <gen_union_verifier+0x230>
 3c8:	bl	0 <__assert_fail>
 3cc:	mvn	r0, #0
 3d0:	bl	0 <exit>
 3d4:	mvn	r0, #0
 3d8:	b	410 <gen_union_verifier+0x1ec>
 3dc:	ldr	r0, [r5, #204]	; 0xcc
 3e0:	ldr	r1, [pc, #76]	; 434 <gen_union_verifier+0x210>
 3e4:	ldr	r2, [r4, #48]	; 0x30
 3e8:	ldr	r3, [sp, #56]	; 0x38
 3ec:	ldr	ip, [sp, #60]	; 0x3c
 3f0:	str	ip, [sp]
 3f4:	bl	0 <fprintf>
 3f8:	ldr	r4, [r4]
 3fc:	b	290 <gen_union_verifier+0x6c>
 400:	ldr	r0, [r5, #204]	; 0xcc
 404:	ldr	r1, [pc, #76]	; 458 <gen_union_verifier+0x234>
 408:	bl	0 <fprintf>
 40c:	mov	r0, #0
 410:	ldr	r4, [sp, #32]
 414:	ldr	r5, [sp, #36]	; 0x24
 418:	ldr	r6, [sp, #40]	; 0x28
 41c:	ldr	r7, [sp, #44]	; 0x2c
 420:	ldr	r9, [sp, #48]	; 0x30
 424:	ldr	lr, [sp, #24]
 428:	add	sp, sp, #512	; 0x200
 42c:	bx	lr
 430:	.word	0x00000000
 434:	.word	0x00000469
 438:	.word	0x00000c31
 43c:	.word	0x00000819
 440:	.word	0x000000e0
 444:	.word	0x00000b83
 448:	.word	0x000000a4
 44c:	.word	0x00000b85
 450:	.word	0x000006db
 454:	.word	0x00000cd9
 458:	.word	0x00000140
 45c:	.word	0x000003e8

00000460 <gen_table_verifier>:
 460:	mov	ip, sp
 464:	sub	sp, sp, #536	; 0x218
 468:	str	ip, [sp, #32]
 46c:	str	lr, [sp, #36]	; 0x24
 470:	str	r4, [sp, #52]	; 0x34
 474:	str	r5, [sp, #56]	; 0x38
 478:	str	r6, [sp, #60]	; 0x3c
 47c:	str	r7, [sp, #64]	; 0x40
 480:	str	r8, [sp, #68]	; 0x44
 484:	str	r9, [sp, #72]	; 0x48
 488:	str	sl, [sp, #76]	; 0x4c
 48c:	str	fp, [sp, #80]	; 0x50
 490:	mov	r4, r1
 494:	mov	r8, r0
 498:	mov	r7, #1
 49c:	add	r0, sp, #88	; 0x58
 4a0:	mov	r1, #0
 4a4:	mov	r2, #220	; 0xdc
 4a8:	bl	0 <memset>
 4ac:	add	r0, sp, #312	; 0x138
 4b0:	mov	r1, #0
 4b4:	mov	r2, #220	; 0xdc
 4b8:	bl	0 <memset>
 4bc:	add	r1, sp, #88	; 0x58
 4c0:	mov	r0, r4
 4c4:	bl	2c <fb_compound_name>
 4c8:	ldr	r0, [r8, #204]	; 0xcc
 4cc:	ldr	r1, [pc, #1444]	; a78 <gen_table_verifier+0x618>
 4d0:	add	r2, sp, #88	; 0x58
 4d4:	bl	0 <fprintf>
 4d8:	ldr	r4, [r4, #20]
 4dc:	cmp	r4, #0
 4e0:	beq	98c <gen_table_verifier+0x52c>
 4e4:	ldrh	ip, [r4, #72]	; 0x48
 4e8:	and	r1, ip, #4
 4ec:	cmp	r1, #0
 4f0:	bne	984 <gen_table_verifier+0x524>
 4f4:	cmp	r7, #0
 4f8:	bne	50c <gen_table_verifier+0xac>
 4fc:	ldr	r0, [r8, #204]	; 0xcc
 500:	ldr	r1, [pc, #1404]	; a84 <gen_table_verifier+0x624>
 504:	bl	0 <fprintf>
 508:	b	518 <gen_table_verifier+0xb8>
 50c:	ldr	r0, [r8, #204]	; 0xcc
 510:	ldr	r1, [pc, #1400]	; a90 <gen_table_verifier+0x630>
 514:	bl	0 <fprintf>
 518:	mov	r7, #0
 51c:	ldrh	r3, [r4, #72]	; 0x48
 520:	and	ip, r3, #256	; 0x100
 524:	cmp	ip, #0
 528:	movne	r1, #1
 52c:	moveq	r1, #0
 530:	str	r1, [sp, #40]	; 0x28
 534:	ldrh	r0, [r4, #24]
 538:	cmp	r0, #10
 53c:	bcs	6cc <gen_table_verifier+0x26c>
 540:	cmp	r0, #7
 544:	beq	5a8 <gen_table_verifier+0x148>
 548:	cmp	r0, #8
 54c:	beq	578 <gen_table_verifier+0x118>
 550:	cmp	r0, #9
 554:	bne	968 <gen_table_verifier+0x508>
 558:	ldr	r0, [r8, #204]	; 0xcc
 55c:	ldr	r1, [pc, #1260]	; a50 <gen_table_verifier+0x5f0>
 560:	ldr	r2, [r4, #96]	; 0x60
 564:	ldr	r3, [r4, #100]	; 0x64
 568:	ldr	ip, [sp, #40]	; 0x28
 56c:	str	ip, [sp]
 570:	bl	0 <fprintf>
 574:	b	968 <gen_table_verifier+0x508>
 578:	ldr	r0, [r8, #204]	; 0xcc
 57c:	ldr	r1, [pc, #1264]	; a74 <gen_table_verifier+0x614>
 580:	ldr	r2, [r4, #96]	; 0x60
 584:	ldr	r3, [r4, #100]	; 0x64
 588:	ldr	r6, [r4, #88]	; 0x58
 58c:	ldr	r9, [r4, #92]	; 0x5c
 590:	ldrh	r5, [r4, #74]	; 0x4a
 594:	str	r5, [sp, #8]
 598:	str	r9, [sp, #4]
 59c:	str	r6, [sp]
 5a0:	bl	0 <fprintf>
 5a4:	b	968 <gen_table_verifier+0x508>
 5a8:	ldr	r0, [r4, #104]	; 0x68
 5ac:	cmp	r0, #0
 5b0:	bne	648 <gen_table_verifier+0x1e8>
 5b4:	ldr	r1, [r4, #88]	; 0x58
 5b8:	ldr	r3, [r4, #92]	; 0x5c
 5bc:	orr	r1, r3, r1
 5c0:	cmp	r1, #0
 5c4:	bne	5d4 <gen_table_verifier+0x174>
 5c8:	mov	r3, #0
 5cc:	mov	r2, #1
 5d0:	b	5dc <gen_table_verifier+0x17c>
 5d4:	ldr	r2, [r4, #88]	; 0x58
 5d8:	ldr	r3, [r4, #92]	; 0x5c
 5dc:	ldr	r6, [r8, #204]	; 0xcc
 5e0:	ldr	r9, [pc, #1136]	; a58 <gen_table_verifier+0x5f8>
 5e4:	ldr	r5, [r4, #96]	; 0x60
 5e8:	ldr	sl, [r4, #100]	; 0x64
 5ec:	ldr	ip, [r4, #88]	; 0x58
 5f0:	str	ip, [sp, #44]	; 0x2c
 5f4:	ldr	ip, [r4, #92]	; 0x5c
 5f8:	str	ip, [sp, #48]	; 0x30
 5fc:	ldrh	fp, [r4, #74]	; 0x4a
 600:	mov	r1, #0
 604:	mvn	r0, #0
 608:	bl	0 <__compcert_i64_udiv>
 60c:	str	r1, [sp, #28]
 610:	str	r0, [sp, #24]
 614:	str	fp, [sp, #16]
 618:	ldr	ip, [sp, #48]	; 0x30
 61c:	str	ip, [sp, #12]
 620:	ldr	ip, [sp, #44]	; 0x2c
 624:	str	ip, [sp, #8]
 628:	ldr	ip, [sp, #40]	; 0x28
 62c:	str	ip, [sp]
 630:	mov	r3, sl
 634:	mov	r2, r5
 638:	mov	r1, r9
 63c:	mov	r0, r6
 640:	bl	0 <fprintf>
 644:	b	968 <gen_table_verifier+0x508>
 648:	ldr	r0, [r4, #104]	; 0x68
 64c:	add	r1, sp, #312	; 0x138
 650:	bl	2c <fb_compound_name>
 654:	ldr	r0, [r4, #104]	; 0x68
 658:	ldrh	r1, [r0, #8]
 65c:	cmp	r1, #0
 660:	beq	69c <gen_table_verifier+0x23c>
 664:	ldr	r0, [r8, #204]	; 0xcc
 668:	ldr	r1, [pc, #1020]	; a6c <gen_table_verifier+0x60c>
 66c:	ldr	r2, [r4, #96]	; 0x60
 670:	ldr	r3, [r4, #100]	; 0x64
 674:	ldr	r5, [r4, #88]	; 0x58
 678:	ldr	r6, [r4, #92]	; 0x5c
 67c:	ldrh	r9, [r4, #74]	; 0x4a
 680:	str	r9, [sp, #16]
 684:	str	r6, [sp, #12]
 688:	str	r5, [sp, #8]
 68c:	ldr	ip, [sp, #40]	; 0x28
 690:	str	ip, [sp]
 694:	bl	0 <fprintf>
 698:	b	968 <gen_table_verifier+0x508>
 69c:	ldr	r0, [r8, #204]	; 0xcc
 6a0:	ldr	r1, [pc, #960]	; a68 <gen_table_verifier+0x608>
 6a4:	ldr	r2, [r4, #96]	; 0x60
 6a8:	ldr	r3, [r4, #100]	; 0x64
 6ac:	ldrh	r5, [r4, #74]	; 0x4a
 6b0:	add	r6, sp, #312	; 0x138
 6b4:	str	r6, [sp, #8]
 6b8:	str	r5, [sp, #4]
 6bc:	ldr	ip, [sp, #40]	; 0x28
 6c0:	str	ip, [sp]
 6c4:	bl	0 <fprintf>
 6c8:	b	968 <gen_table_verifier+0x508>
 6cc:	cmp	r0, #10
 6d0:	beq	94c <gen_table_verifier+0x4ec>
 6d4:	cmp	r0, #14
 6d8:	beq	848 <gen_table_verifier+0x3e8>
 6dc:	cmp	r0, #15
 6e0:	bne	968 <gen_table_verifier+0x508>
 6e4:	ldr	r0, [r4, #16]
 6e8:	add	r1, sp, #312	; 0x138
 6ec:	bl	2c <fb_compound_name>
 6f0:	ldr	r2, [r4, #16]
 6f4:	ldrh	r3, [r2, #8]
 6f8:	cmp	r3, #3
 6fc:	bcs	73c <gen_table_verifier+0x2dc>
 700:	cmp	r3, #0
 704:	beq	714 <gen_table_verifier+0x2b4>
 708:	cmp	r3, #1
 70c:	beq	7b8 <gen_table_verifier+0x358>
 710:	b	774 <gen_table_verifier+0x314>
 714:	ldr	r0, [r8, #204]	; 0xcc
 718:	ldr	r1, [pc, #860]	; a7c <gen_table_verifier+0x61c>
 71c:	ldr	r2, [r4, #96]	; 0x60
 720:	ldr	r3, [r4, #100]	; 0x64
 724:	add	r5, sp, #312	; 0x138
 728:	str	r5, [sp, #4]
 72c:	ldr	ip, [sp, #40]	; 0x28
 730:	str	ip, [sp]
 734:	bl	0 <fprintf>
 738:	b	968 <gen_table_verifier+0x508>
 73c:	cmp	r3, #3
 740:	beq	7b8 <gen_table_verifier+0x358>
 744:	cmp	r3, #4
 748:	bne	774 <gen_table_verifier+0x314>
 74c:	ldr	r0, [r8, #204]	; 0xcc
 750:	ldr	r1, [pc, #836]	; a9c <gen_table_verifier+0x63c>
 754:	ldr	r2, [r4, #96]	; 0x60
 758:	ldr	r3, [r4, #100]	; 0x64
 75c:	add	r5, sp, #312	; 0x138
 760:	str	r5, [sp, #4]
 764:	ldr	ip, [sp, #40]	; 0x28
 768:	str	ip, [sp]
 76c:	bl	0 <fprintf>
 770:	b	968 <gen_table_verifier+0x508>
 774:	ldr	r0, [pc, #728]	; a54 <gen_table_verifier+0x5f4>
 778:	ldr	r0, [r0]
 77c:	ldr	r1, [pc, #824]	; abc <gen_table_verifier+0x65c>
 780:	ldr	r2, [pc, #792]	; aa0 <gen_table_verifier+0x640>
 784:	mov	r3, #202	; 0xca
 788:	ldr	ip, [pc, #792]	; aa8 <gen_table_verifier+0x648>
 78c:	str	ip, [sp]
 790:	bl	0 <fprintf>
 794:	ldr	r0, [pc, #748]	; a88 <gen_table_verifier+0x628>
 798:	ldr	r1, [pc, #768]	; aa0 <gen_table_verifier+0x640>
 79c:	mov	r2, #202	; 0xca
 7a0:	ldr	r3, [pc, #740]	; a8c <gen_table_verifier+0x62c>
 7a4:	bl	0 <__assert_fail>
 7a8:	mvn	r0, #0
 7ac:	bl	0 <exit>
 7b0:	mvn	r0, #0
 7b4:	b	a24 <gen_table_verifier+0x5c4>
 7b8:	ldr	ip, [r4, #88]	; 0x58
 7bc:	ldr	r0, [r4, #92]	; 0x5c
 7c0:	orr	ip, r0, ip
 7c4:	cmp	ip, #0
 7c8:	bne	7d8 <gen_table_verifier+0x378>
 7cc:	mov	r3, #0
 7d0:	mov	r2, #1
 7d4:	b	7e0 <gen_table_verifier+0x380>
 7d8:	ldr	r2, [r4, #88]	; 0x58
 7dc:	ldr	r3, [r4, #92]	; 0x5c
 7e0:	ldr	r5, [r8, #204]	; 0xcc
 7e4:	ldr	r9, [pc, #620]	; a58 <gen_table_verifier+0x5f8>
 7e8:	ldr	r0, [r4, #96]	; 0x60
 7ec:	str	r0, [sp, #44]	; 0x2c
 7f0:	ldr	r6, [r4, #100]	; 0x64
 7f4:	ldr	ip, [r4, #88]	; 0x58
 7f8:	str	ip, [sp, #48]	; 0x30
 7fc:	ldr	sl, [r4, #92]	; 0x5c
 800:	ldrh	fp, [r4, #74]	; 0x4a
 804:	mov	r1, #0
 808:	mvn	r0, #0
 80c:	bl	0 <__compcert_i64_udiv>
 810:	str	r1, [sp, #28]
 814:	str	r0, [sp, #24]
 818:	str	fp, [sp, #16]
 81c:	str	sl, [sp, #12]
 820:	ldr	ip, [sp, #48]	; 0x30
 824:	str	ip, [sp, #8]
 828:	ldr	ip, [sp, #40]	; 0x28
 82c:	str	ip, [sp]
 830:	mov	r3, r6
 834:	ldr	r2, [sp, #44]	; 0x2c
 838:	mov	r1, r9
 83c:	mov	r0, r5
 840:	bl	0 <fprintf>
 844:	b	968 <gen_table_verifier+0x508>
 848:	ldr	r0, [r4, #16]
 84c:	add	r1, sp, #312	; 0x138
 850:	bl	2c <fb_compound_name>
 854:	ldr	r0, [r4, #16]
 858:	ldrh	r3, [r0, #8]
 85c:	cmp	r3, #3
 860:	bcs	8a0 <gen_table_verifier+0x440>
 864:	cmp	r3, #0
 868:	beq	878 <gen_table_verifier+0x418>
 86c:	cmp	r3, #1
 870:	beq	91c <gen_table_verifier+0x4bc>
 874:	b	8d8 <gen_table_verifier+0x478>
 878:	ldr	r0, [r8, #204]	; 0xcc
 87c:	ldr	r1, [pc, #532]	; a98 <gen_table_verifier+0x638>
 880:	ldr	r2, [r4, #96]	; 0x60
 884:	ldr	r3, [r4, #100]	; 0x64
 888:	add	r5, sp, #312	; 0x138
 88c:	str	r5, [sp, #4]
 890:	ldr	ip, [sp, #40]	; 0x28
 894:	str	ip, [sp]
 898:	bl	0 <fprintf>
 89c:	b	968 <gen_table_verifier+0x508>
 8a0:	cmp	r3, #3
 8a4:	beq	91c <gen_table_verifier+0x4bc>
 8a8:	cmp	r3, #4
 8ac:	bne	8d8 <gen_table_verifier+0x478>
 8b0:	ldr	r0, [r8, #204]	; 0xcc
 8b4:	ldr	r1, [pc, #424]	; a64 <gen_table_verifier+0x604>
 8b8:	ldr	r2, [r4, #96]	; 0x60
 8bc:	ldr	r3, [r4, #100]	; 0x64
 8c0:	add	r5, sp, #312	; 0x138
 8c4:	str	r5, [sp, #4]
 8c8:	ldr	ip, [sp, #40]	; 0x28
 8cc:	str	ip, [sp]
 8d0:	bl	0 <fprintf>
 8d4:	b	968 <gen_table_verifier+0x508>
 8d8:	ldr	r0, [pc, #372]	; a54 <gen_table_verifier+0x5f4>
 8dc:	ldr	r0, [r0]
 8e0:	ldr	r1, [pc, #468]	; abc <gen_table_verifier+0x65c>
 8e4:	ldr	r2, [pc, #436]	; aa0 <gen_table_verifier+0x640>
 8e8:	mov	r3, #178	; 0xb2
 8ec:	ldr	ip, [pc, #396]	; a80 <gen_table_verifier+0x620>
 8f0:	str	ip, [sp]
 8f4:	bl	0 <fprintf>
 8f8:	ldr	r0, [pc, #392]	; a88 <gen_table_verifier+0x628>
 8fc:	ldr	r1, [pc, #412]	; aa0 <gen_table_verifier+0x640>
 900:	mov	r2, #178	; 0xb2
 904:	ldr	r3, [pc, #384]	; a8c <gen_table_verifier+0x62c>
 908:	bl	0 <__assert_fail>
 90c:	mvn	r0, #0
 910:	bl	0 <exit>
 914:	mvn	r0, #0
 918:	b	a24 <gen_table_verifier+0x5c4>
 91c:	ldr	r0, [r8, #204]	; 0xcc
 920:	ldr	r1, [pc, #332]	; a74 <gen_table_verifier+0x614>
 924:	ldr	r2, [r4, #96]	; 0x60
 928:	ldr	r3, [r4, #100]	; 0x64
 92c:	ldr	r9, [r4, #88]	; 0x58
 930:	ldr	r5, [r4, #92]	; 0x5c
 934:	ldrh	r6, [r4, #74]	; 0x4a
 938:	str	r6, [sp, #8]
 93c:	str	r5, [sp, #4]
 940:	str	r9, [sp]
 944:	bl	0 <fprintf>
 948:	b	968 <gen_table_verifier+0x508>
 94c:	ldr	r0, [r8, #204]	; 0xcc
 950:	ldr	r1, [pc, #280]	; a70 <gen_table_verifier+0x610>
 954:	ldr	r2, [r4, #96]	; 0x60
 958:	ldr	r3, [r4, #100]	; 0x64
 95c:	ldr	ip, [sp, #40]	; 0x28
 960:	str	ip, [sp]
 964:	bl	0 <fprintf>
 968:	ldr	r0, [r8, #204]	; 0xcc
 96c:	ldr	r1, [pc, #288]	; a94 <gen_table_verifier+0x634>
 970:	ldr	ip, [r4, #4]
 974:	ldr	r2, [ip, #4]
 978:	ldr	r3, [r4, #4]
 97c:	ldr	r3, [r3]
 980:	bl	0 <fprintf>
 984:	ldr	r4, [r4]
 988:	b	4dc <gen_table_verifier+0x7c>
 98c:	cmp	r7, #0
 990:	bne	9a0 <gen_table_verifier+0x540>
 994:	ldr	r0, [r8, #204]	; 0xcc
 998:	ldr	r1, [pc, #276]	; ab4 <gen_table_verifier+0x654>
 99c:	bl	0 <fprintf>
 9a0:	ldr	r0, [r8, #204]	; 0xcc
 9a4:	ldr	r1, [pc, #248]	; aa4 <gen_table_verifier+0x644>
 9a8:	bl	0 <fprintf>
 9ac:	ldr	r0, [r8, #204]	; 0xcc
 9b0:	ldr	r1, [pc, #168]	; a60 <gen_table_verifier+0x600>
 9b4:	bl	0 <fprintf>
 9b8:	ldr	r0, [r8, #204]	; 0xcc
 9bc:	ldr	r1, [pc, #152]	; a5c <gen_table_verifier+0x5fc>
 9c0:	add	r2, sp, #88	; 0x58
 9c4:	add	r3, sp, #88	; 0x58
 9c8:	add	ip, sp, #88	; 0x58
 9cc:	str	ip, [sp]
 9d0:	bl	0 <fprintf>
 9d4:	ldr	r0, [r8, #204]	; 0xcc
 9d8:	ldr	r1, [pc, #204]	; aac <gen_table_verifier+0x64c>
 9dc:	add	r2, sp, #88	; 0x58
 9e0:	add	r3, sp, #88	; 0x58
 9e4:	add	r4, sp, #88	; 0x58
 9e8:	str	r4, [sp]
 9ec:	bl	0 <fprintf>
 9f0:	ldr	r0, [r8, #204]	; 0xcc
 9f4:	ldr	r1, [pc, #180]	; ab0 <gen_table_verifier+0x650>
 9f8:	add	r2, sp, #88	; 0x58
 9fc:	add	r3, sp, #88	; 0x58
 a00:	bl	0 <fprintf>
 a04:	ldr	r0, [r8, #204]	; 0xcc
 a08:	ldr	r1, [pc, #168]	; ab8 <gen_table_verifier+0x658>
 a0c:	add	r2, sp, #88	; 0x58
 a10:	add	r3, sp, #88	; 0x58
 a14:	str	r3, [sp]
 a18:	mov	r3, r8
 a1c:	bl	0 <fprintf>
 a20:	mov	r0, #0
 a24:	ldr	r4, [sp, #52]	; 0x34
 a28:	ldr	r5, [sp, #56]	; 0x38
 a2c:	ldr	r6, [sp, #60]	; 0x3c
 a30:	ldr	r7, [sp, #64]	; 0x40
 a34:	ldr	r8, [sp, #68]	; 0x44
 a38:	ldr	r9, [sp, #72]	; 0x48
 a3c:	ldr	sl, [sp, #76]	; 0x4c
 a40:	ldr	fp, [sp, #80]	; 0x50
 a44:	ldr	lr, [sp, #36]	; 0x24
 a48:	add	sp, sp, #536	; 0x218
 a4c:	bx	lr
 a50:	.word	0x000006ab
 a54:	.word	0x00000000
 a58:	.word	0x00000af8
 a5c:	.word	0x000004a9
 a60:	.word	0x000009e1
 a64:	.word	0x000001b3
 a68:	.word	0x00000b3a
 a6c:	.word	0x00000383
 a70:	.word	0x00000cb0
 a74:	.word	0x00000683
 a78:	.word	0x0000076c
 a7c:	.word	0x00000618
 a80:	.word	0x000003f3
 a84:	.word	0x000002ad
 a88:	.word	0x00000b83
 a8c:	.word	0x00000cec
 a90:	.word	0x000009b4
 a94:	.word	0x0000060c
 a98:	.word	0x0000042f
 a9c:	.word	0x00000a90
 aa0:	.word	0x000006db
 aa4:	.word	0x00000659
 aa8:	.word	0x00000170
 aac:	.word	0x000009e5
 ab0:	.word	0x000002cc
 ab4:	.word	0x000009d1
 ab8:	.word	0x000001ef
 abc:	.word	0x000003e8

00000ac0 <gen_struct_verifier>:
 ac0:	mov	ip, sp
 ac4:	sub	sp, sp, #272	; 0x110
 ac8:	str	ip, [sp, #12]
 acc:	str	lr, [sp, #16]
 ad0:	str	r4, [sp, #24]
 ad4:	str	r5, [sp, #28]
 ad8:	str	r6, [sp, #32]
 adc:	str	r7, [sp, #36]	; 0x24
 ae0:	str	r8, [sp, #40]	; 0x28
 ae4:	mov	r5, r1
 ae8:	mov	r4, r0
 aec:	add	r0, sp, #48	; 0x30
 af0:	mov	r1, #0
 af4:	mov	r2, #220	; 0xdc
 af8:	bl	0 <memset>
 afc:	add	r1, sp, #48	; 0x30
 b00:	mov	r0, r5
 b04:	bl	2c <fb_compound_name>
 b08:	ldr	r0, [r4, #204]	; 0xcc
 b0c:	ldr	r1, [pc, #200]	; bdc <gen_struct_verifier+0x11c>
 b10:	add	r2, sp, #48	; 0x30
 b14:	add	r3, sp, #48	; 0x30
 b18:	ldr	ip, [r5, #112]	; 0x70
 b1c:	ldr	r8, [r5, #116]	; 0x74
 b20:	ldrh	r6, [r5, #104]	; 0x68
 b24:	str	r6, [sp, #8]
 b28:	str	r8, [sp, #4]
 b2c:	str	ip, [sp]
 b30:	bl	0 <fprintf>
 b34:	ldr	r0, [r4, #204]	; 0xcc
 b38:	ldr	r1, [pc, #160]	; be0 <gen_struct_verifier+0x120>
 b3c:	add	r2, sp, #48	; 0x30
 b40:	add	r3, sp, #48	; 0x30
 b44:	ldr	r6, [r5, #112]	; 0x70
 b48:	ldr	r8, [r5, #116]	; 0x74
 b4c:	ldrh	ip, [r5, #104]	; 0x68
 b50:	str	ip, [sp, #8]
 b54:	str	r8, [sp, #4]
 b58:	str	r6, [sp]
 b5c:	bl	0 <fprintf>
 b60:	ldr	r0, [r4, #204]	; 0xcc
 b64:	ldr	r1, [pc, #108]	; bd8 <gen_struct_verifier+0x118>
 b68:	add	r2, sp, #48	; 0x30
 b6c:	ldr	ip, [r5, #112]	; 0x70
 b70:	ldr	r3, [r5, #116]	; 0x74
 b74:	ldrh	r7, [r5, #104]	; 0x68
 b78:	str	r7, [sp, #8]
 b7c:	str	r3, [sp, #4]
 b80:	str	ip, [sp]
 b84:	mov	r3, r4
 b88:	bl	0 <fprintf>
 b8c:	ldr	r0, [r4, #204]	; 0xcc
 b90:	ldr	r1, [pc, #76]	; be4 <gen_struct_verifier+0x124>
 b94:	add	r2, sp, #48	; 0x30
 b98:	ldr	ip, [r5, #112]	; 0x70
 b9c:	ldr	r3, [r5, #116]	; 0x74
 ba0:	ldrh	r5, [r5, #104]	; 0x68
 ba4:	str	r5, [sp, #8]
 ba8:	str	r3, [sp, #4]
 bac:	str	ip, [sp]
 bb0:	bl	0 <fprintf>
 bb4:	mov	r0, #0
 bb8:	ldr	r4, [sp, #24]
 bbc:	ldr	r5, [sp, #28]
 bc0:	ldr	r6, [sp, #32]
 bc4:	ldr	r7, [sp, #36]	; 0x24
 bc8:	ldr	r8, [sp, #40]	; 0x28
 bcc:	ldr	lr, [sp, #16]
 bd0:	add	sp, sp, #272	; 0x110
 bd4:	bx	lr
 bd8:	.word	0x00000549
 bdc:	.word	0x00000869
 be0:	.word	0x00000000
 be4:	.word	0x00000904

00000be8 <gen_verifier_prototypes>:
 be8:	mov	ip, sp
 bec:	sub	sp, sp, #240	; 0xf0
 bf0:	str	ip, [sp]
 bf4:	str	lr, [sp, #4]
 bf8:	str	r4, [sp, #8]
 bfc:	str	r5, [sp, #12]
 c00:	mov	r4, r0
 c04:	add	r0, sp, #16
 c08:	mov	r1, #0
 c0c:	mov	r2, #220	; 0xdc
 c10:	bl	0 <memset>
 c14:	ldr	r0, [r4, #208]	; 0xd0
 c18:	ldr	r5, [r0, #40]	; 0x28
 c1c:	cmp	r5, #0
 c20:	beq	c54 <gen_verifier_prototypes+0x6c>
 c24:	ldrh	ip, [r5, #8]
 c28:	cmp	ip, #0
 c2c:	bne	c4c <gen_verifier_prototypes+0x64>
 c30:	add	r1, sp, #16
 c34:	mov	r0, r5
 c38:	bl	2c <fb_compound_name>
 c3c:	ldr	r0, [r4, #204]	; 0xcc
 c40:	ldr	r1, [pc, #52]	; c7c <gen_verifier_prototypes+0x94>
 c44:	add	r2, sp, #16
 c48:	bl	0 <fprintf>
 c4c:	ldr	r5, [r5]
 c50:	b	c1c <gen_verifier_prototypes+0x34>
 c54:	ldr	r0, [r4, #204]	; 0xcc
 c58:	ldr	r1, [pc, #24]	; c78 <gen_verifier_prototypes+0x90>
 c5c:	bl	0 <fprintf>
 c60:	mov	r0, #0
 c64:	ldr	r4, [sp, #8]
 c68:	ldr	r5, [sp, #12]
 c6c:	ldr	lr, [sp, #4]
 c70:	add	sp, sp, #240	; 0xf0
 c74:	bx	lr
 c78:	.word	0x00000902
 c7c:	.word	0x00000bec

00000c80 <gen_union_verifiers>:
 c80:	mov	ip, sp
 c84:	sub	sp, sp, #16
 c88:	str	ip, [sp]
 c8c:	str	lr, [sp, #4]
 c90:	str	r4, [sp, #8]
 c94:	str	r5, [sp, #12]
 c98:	mov	r4, r0
 c9c:	ldr	r1, [r4, #208]	; 0xd0
 ca0:	ldr	r5, [r1, #40]	; 0x28
 ca4:	cmp	r5, #0
 ca8:	beq	ccc <gen_union_verifiers+0x4c>
 cac:	ldrh	r2, [r5, #8]
 cb0:	cmp	r2, #4
 cb4:	bne	cc4 <gen_union_verifiers+0x44>
 cb8:	mov	r1, r5
 cbc:	mov	r0, r4
 cc0:	bl	224 <gen_union_verifier>
 cc4:	ldr	r5, [r5]
 cc8:	b	ca4 <gen_union_verifiers+0x24>
 ccc:	mov	r0, #0
 cd0:	ldr	r4, [sp, #8]
 cd4:	ldr	r5, [sp, #12]
 cd8:	ldr	lr, [sp, #4]
 cdc:	add	sp, sp, #16
 ce0:	bx	lr

00000ce4 <gen_struct_verifiers>:
 ce4:	mov	ip, sp
 ce8:	sub	sp, sp, #16
 cec:	str	ip, [sp]
 cf0:	str	lr, [sp, #4]
 cf4:	str	r4, [sp, #8]
 cf8:	str	r5, [sp, #12]
 cfc:	mov	r4, r0
 d00:	ldr	r1, [r4, #208]	; 0xd0
 d04:	ldr	r5, [r1, #40]	; 0x28
 d08:	cmp	r5, #0
 d0c:	beq	d30 <gen_struct_verifiers+0x4c>
 d10:	ldrh	r2, [r5, #8]
 d14:	cmp	r2, #1
 d18:	bne	d28 <gen_struct_verifiers+0x44>
 d1c:	mov	r1, r5
 d20:	mov	r0, r4
 d24:	bl	ac0 <gen_struct_verifier>
 d28:	ldr	r5, [r5]
 d2c:	b	d08 <gen_struct_verifiers+0x24>
 d30:	mov	r0, #0
 d34:	ldr	r4, [sp, #8]
 d38:	ldr	r5, [sp, #12]
 d3c:	ldr	lr, [sp, #4]
 d40:	add	sp, sp, #16
 d44:	bx	lr

00000d48 <gen_table_verifiers>:
 d48:	mov	ip, sp
 d4c:	sub	sp, sp, #16
 d50:	str	ip, [sp]
 d54:	str	lr, [sp, #4]
 d58:	str	r4, [sp, #8]
 d5c:	str	r5, [sp, #12]
 d60:	mov	r4, r0
 d64:	ldr	r1, [r4, #208]	; 0xd0
 d68:	ldr	r5, [r1, #40]	; 0x28
 d6c:	cmp	r5, #0
 d70:	beq	d94 <gen_table_verifiers+0x4c>
 d74:	ldrh	r2, [r5, #8]
 d78:	cmp	r2, #0
 d7c:	bne	d8c <gen_table_verifiers+0x44>
 d80:	mov	r1, r5
 d84:	mov	r0, r4
 d88:	bl	460 <gen_table_verifier>
 d8c:	ldr	r5, [r5]
 d90:	b	d6c <gen_table_verifiers+0x24>
 d94:	mov	r0, #0
 d98:	ldr	r4, [sp, #8]
 d9c:	ldr	r5, [sp, #12]
 da0:	ldr	lr, [sp, #4]
 da4:	add	sp, sp, #16
 da8:	bx	lr

00000dac <__flatcc_fb_gen_c_verifier>:
 dac:	mov	ip, sp
 db0:	sub	sp, sp, #16
 db4:	str	ip, [sp]
 db8:	str	lr, [sp, #4]
 dbc:	str	r4, [sp, #8]
 dc0:	mov	r4, r0
 dc4:	mov	r0, r4
 dc8:	bl	fc <gen_verifier_pretext>
 dcc:	mov	r0, r4
 dd0:	bl	be8 <gen_verifier_prototypes>
 dd4:	mov	r0, r4
 dd8:	bl	c80 <gen_union_verifiers>
 ddc:	mov	r0, r4
 de0:	bl	ce4 <gen_struct_verifiers>
 de4:	mov	r0, r4
 de8:	bl	d48 <gen_table_verifiers>
 dec:	mov	r0, r4
 df0:	bl	1d8 <gen_verifier_footer>
 df4:	mov	r0, #0
 df8:	ldr	r4, [sp, #8]
 dfc:	ldr	lr, [sp, #4]
 e00:	add	sp, sp, #16
 e04:	bx	lr
