{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "othrvs58iyp",
   "source": "# Folded Cascode OTA — Complete Design Flow\n\nDesign of a folded cascode operational transconductance amplifier (OTA) with PMOS differential input pair, from target specifications through hand calculations to SPICE verification using **ngspice**.\n\n## Topology\n\n```\n                VDD                         VDD     VDD\n                 |                           |       |\n                M0 (PMOS tail, Iss)         M9      M10   (PMOS current sources, Ip)\n                 |                           |       |\n           +-----+-----+                   M7      M8    (PMOS cascodes)\n           |           |                     |       |\n  Vin+ -|M1       M2|- Vin-         node_a--+       +--node_b = Vout\n           |           |                     |       |\n           +--node_a   node_b--+            M3      M4    (NMOS cascodes)\n                                             |       |\n                                            M5      M6    (NMOS current sources, In)\n                                             |       |\n                                            VSS     VSS\n```\n\n**Current balance:** `Iss/2 + Ip = In` at each branch node\n\n**Output impedance:** `Rout = (gm4·ro4·ro6) || (gm8·ro8·ro10)`\n\n**DC Gain:** `Av = gm1,2 × Rout`",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "e4r4w945gu5",
   "source": "import numpy as np\nimport matplotlib.pyplot as plt\nimport subprocess\nimport os\nimport re\n\nSIM_DIR = os.path.join(os.getcwd(), 'sim')\nos.makedirs(SIM_DIR, exist_ok=True)\n\n# ============================================================\n# Target Specifications\n# ============================================================\nspecs = {\n    'VDD':        1.8,        # Supply voltage [V]\n    'CL':         2e-12,      # Load capacitance [F]\n    'Gain_min':   60,         # Minimum DC gain [dB]\n    'GBW_min':    50e6,       # Minimum unity-gain bandwidth [Hz]\n    'PM_min':     60,         # Minimum phase margin [deg]\n    'SR_min':     20e6,       # Minimum slew rate [V/s]\n    'Power_max':  1e-3,       # Maximum power dissipation [W]\n}\n\n# Technology parameters (generic 180 nm, MOSFET level-1)\ntech = {\n    'VTN':      0.5,          # NMOS threshold [V]\n    'VTP':      0.5,          # PMOS |threshold| [V]\n    'KPN':      200e-6,       # NMOS mu*Cox [A/V^2]\n    'KPP':      80e-6,        # PMOS mu*Cox [A/V^2]\n    'LAMBDA_N': 0.1,          # NMOS channel-length modulation [1/V]\n    'LAMBDA_P': 0.15,         # PMOS channel-length modulation [1/V]\n    'L':        0.5e-6,       # Design channel length [m]\n}\n\nprint(\"Target Specifications\")\nprint(\"=\" * 40)\nfor k, v in specs.items():\n    print(f\"  {k:12s} = {v}\")\nprint()\nprint(\"Technology Parameters\")\nprint(\"=\" * 40)\nfor k, v in tech.items():\n    print(f\"  {k:12s} = {v}\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "hb4ists7foo",
   "source": "## Hand Calculations\n\n### Design Procedure\n1. **Tail current** from slew-rate requirement: $I_{SS} = SR \\times C_L$\n2. **Diff-pair gm** from GBW requirement: $g_{m1} = 2\\pi \\cdot GBW \\cdot C_L$\n3. **Transistor sizing** using square-law: $\\frac{W}{L} = \\frac{2 I_D}{\\mu C_{ox} V_{ov}^2}$\n4. **Bias voltages** to keep all devices in saturation\n5. **Performance estimation**: gain, GBW, slew rate, power, output swing",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "gl9e53f8f3t",
   "source": "# ============================================================\n# Hand Calculations — Transistor Sizing\n# ============================================================\nVDD = specs['VDD'];  CL = specs['CL']\nVTN = tech['VTN'];   VTP = tech['VTP']\nKPN = tech['KPN'];   KPP = tech['KPP']\nLN  = tech['LAMBDA_N']; LP = tech['LAMBDA_P']\nL   = tech['L']\n\n# --- 1. Tail current (from slew rate) ---\nIss_min = specs['SR_min'] * CL\nIss = 100e-6                         # choose 100 uA (margin)\nprint(f\"Minimum Iss = {Iss_min*1e6:.1f} uA  ->  chosen Iss = {Iss*1e6:.0f} uA\")\n\n# --- 2. Diff-pair gm (from GBW) ---\ngm1 = 2 * np.pi * specs['GBW_min'] * CL\nId_12 = Iss / 2                      # each side of diff pair\nVov_12 = 2 * Id_12 / gm1            # overdrive voltage\nWL_12 = 2 * Id_12 / (KPP * Vov_12**2)\nW_12  = WL_12 * L\nprint(f\"gm1,2 = {gm1*1e6:.1f} uA/V   Vov1,2 = {Vov_12*1e3:.1f} mV\")\nprint(f\"M1,M2 (PMOS diff pair): W/L = {WL_12:.1f}  ->  W = {W_12*1e6:.1f} um, L = {L*1e6:.1f} um\")\n\n# --- 3. Branch currents ---\n# Current balance: In = Iss/2 + Ip\nIn = 100e-6   # NMOS cascode branch current\nIp = In - Iss/2  # PMOS cascode branch current\nprint(f\"\\nBranch currents: In = {In*1e6:.0f} uA,  Ip = {Ip*1e6:.0f} uA\")\nprint(f\"Check: Iss/2 + Ip = {(Iss/2+Ip)*1e6:.0f} uA = In  ✓\")\n\n# --- 4. NMOS current source M5,M6 ---\nVov_n = 0.20   # NMOS overdrive\nWL_56 = 2 * In / (KPN * Vov_n**2)\nW_56  = WL_56 * L\ngm_56 = 2 * In / Vov_n\nprint(f\"\\nM5,M6 (NMOS current src): W/L = {WL_56:.1f}  ->  W = {W_56*1e6:.1f} um\")\n\n# --- 5. NMOS cascode M3,M4 ---\nWL_34 = WL_56;  W_34 = W_56   # same sizing\ngm_34 = 2 * In / Vov_n\nprint(f\"M3,M4 (NMOS cascode):    W/L = {WL_34:.1f}  ->  W = {W_34*1e6:.1f} um\")\n\n# --- 6. PMOS current source M9,M10 ---\nVov_p = 0.20\nWL_910 = 2 * Ip / (KPP * Vov_p**2)\nW_910  = WL_910 * L\ngm_910 = 2 * Ip / Vov_p\nprint(f\"M9,M10 (PMOS current src): W/L = {WL_910:.1f}  ->  W = {W_910*1e6:.1f} um\")\n\n# --- 7. PMOS cascode M7,M8 ---\nWL_78 = WL_910;  W_78 = W_910\ngm_78 = 2 * Ip / Vov_p\nprint(f\"M7,M8  (PMOS cascode):    W/L = {WL_78:.1f}  ->  W = {W_78*1e6:.1f} um\")\n\n# --- 8. Tail current source M0 ---\nVov_0 = 0.20\nWL_0 = 2 * Iss / (KPP * Vov_0**2)\nW_0  = WL_0 * L\nprint(f\"M0     (PMOS tail):       W/L = {WL_0:.1f}  ->  W = {W_0*1e6:.1f} um\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "id": "zk9dk7b99pb",
   "source": "# ============================================================\n# Bias Voltages & Performance Estimates\n# ============================================================\n\n# Bias voltages (ideal sources; real design would use a bias generator)\nVbn  = VTN + Vov_n                          # M5,M6 gate  = 0.7 V\nVcn  = Vov_n + VTN + Vov_n                  # M3,M4 gate  = 0.9 V\nVbp  = VDD - (VTP + Vov_p)                  # M9,M10 gate = 1.1 V\nVcp  = VDD - Vov_p - (VTP + Vov_p)          # M7,M8 gate  = 0.9 V\nVbias_tail = VDD - (VTP + Vov_0)            # M0 gate     = 1.1 V\n\nprint(\"Bias Voltages\")\nprint(\"=\" * 40)\nprint(f\"  Vbias (M0 tail gate)  = {Vbias_tail:.2f} V\")\nprint(f\"  Vbn   (M5,M6 gates)  = {Vbn:.2f} V\")\nprint(f\"  Vcn   (M3,M4 gates)  = {Vcn:.2f} V\")\nprint(f\"  Vbp   (M9,M10 gates) = {Vbp:.2f} V\")\nprint(f\"  Vcp   (M7,M8 gates)  = {Vcp:.2f} V\")\n\n# --- Output impedance ---\nro_n = 1 / (LN * In)      # NMOS ro at In\nro_p = 1 / (LP * Ip)      # PMOS ro at Ip\n\nRout_nmos = gm_34 * ro_n * ro_n     # NMOS cascode: gm4*ro4*ro6\nRout_pmos = gm_78 * ro_p * ro_p     # PMOS cascode: gm8*ro8*ro10\nRout = (Rout_nmos * Rout_pmos) / (Rout_nmos + Rout_pmos)\n\n# --- DC Gain ---\n# Single-ended output with independent current sources (no NMOS mirror):\n# only M2's signal current reaches vout.  Av = (gm/2) * Rout\n# (Adding a current mirror on the NMOS side would double this to gm * Rout)\nAv = (gm1 / 2) * Rout\nAv_dB = 20 * np.log10(Av)\n\n# --- GBW ---\nGBW_calc = gm1 / (2 * np.pi * CL) / 2   # gm/2 for single-ended\n\n# --- Slew Rate ---\nSR_calc = Iss / CL\n\n# --- Power ---\nI_total = Iss + 2 * Ip\nPower_calc = VDD * I_total\n\n# --- Output swing ---\nVout_max = VDD - 2 * Vov_p   # VDD - Vov_M9 - Vov_M7\nVout_min = 2 * Vov_n          # Vov_M5 + Vov_M3\n\nprint(f\"\\nPerformance Estimates (hand calculation)\")\nprint(\"=\" * 40)\nprint(f\"  gm1,2        = {gm1*1e6:.1f} uA/V\")\nprint(f\"  Rout (NMOS)  = {Rout_nmos/1e6:.1f} MOhm\")\nprint(f\"  Rout (PMOS)  = {Rout_pmos/1e6:.1f} MOhm\")\nprint(f\"  Rout (total) = {Rout/1e6:.1f} MOhm\")\nprint(f\"  DC Gain      = {Av:.0f} V/V  ({Av_dB:.1f} dB)\")\nprint(f\"  GBW          = {GBW_calc/1e6:.1f} MHz\")\nprint(f\"  Slew Rate    = {SR_calc/1e6:.1f} V/us\")\nprint(f\"  Power        = {Power_calc*1e6:.0f} uW\")\nprint(f\"  Output swing = [{Vout_min:.2f}, {Vout_max:.2f}] V\")\nprint(f\"  VCM (input)  = {VDD/2:.2f} V\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "rl694xr74oj",
   "source": "---\n## SPICE Simulation (ngspice)\n\nUsing level-1 MOSFET models with the technology parameters above. Simulations:\n1. **Operating Point (.op)** — verify all transistors in saturation\n2. **AC Analysis** — open-loop Bode plot (gain & phase margin)\n3. **Transient Analysis** — step response and slew-rate measurement",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "jl8gojsgb5s",
   "source": "# ============================================================\n# ngspice helpers\n# ============================================================\n\ndef run_ngspice(netlist, name='temp'):\n    \"\"\"Write netlist to sim/ and run ngspice in batch mode.\"\"\"\n    fpath = os.path.join(SIM_DIR, f'{name}.spice')\n    with open(fpath, 'w') as f:\n        f.write(netlist)\n    result = subprocess.run(\n        ['ngspice', '-b', fpath],\n        capture_output=True, text=True, cwd=SIM_DIR,\n    )\n    if result.returncode != 0:\n        print(\"=== NGSPICE STDERR ===\")\n        print(result.stderr[-2000:])\n    return result.stdout, result.stderr\n\n\ndef load_wrdata(filename):\n    \"\"\"Load an ngspice wrdata text file, skipping any header lines.\"\"\"\n    fpath = os.path.join(SIM_DIR, filename)\n    rows = []\n    with open(fpath) as f:\n        for line in f:\n            line = line.strip()\n            if not line or not line[0].lstrip('-').replace('.','',1).isdigit():\n                continue\n            try:\n                rows.append([float(x) for x in line.split()])\n            except ValueError:\n                continue\n    return np.array(rows)\n\n\n# ============================================================\n# MOSFET models (SPICE level 1)\n# ============================================================\nMODELS = f\"\"\"\\\n.model nch nmos level=1 vto={tech['VTN']} kp={tech['KPN']}\n+ lambda={tech['LAMBDA_N']}\n.model pch pmos level=1 vto=-{tech['VTP']} kp={tech['KPP']}\n+ lambda={tech['LAMBDA_P']}\n\"\"\"\n\n# Transistor sizes — collect into a dict for netlist generation\n# Format: W(m), L(m)\nsizing = {\n    'M0':  (W_0,   L, 'pch'),   # tail\n    'M1':  (W_12,  L, 'pch'),   # diff pair +\n    'M2':  (W_12,  L, 'pch'),   # diff pair -\n    'M3':  (W_34,  L, 'nch'),   # NMOS cascode\n    'M4':  (W_34,  L, 'nch'),   # NMOS cascode\n    'M5':  (W_56,  L, 'nch'),   # NMOS current src\n    'M6':  (W_56,  L, 'nch'),   # NMOS current src\n    'M7':  (W_78,  L, 'pch'),   # PMOS cascode\n    'M8':  (W_78,  L, 'pch'),   # PMOS cascode\n    'M9':  (W_910, L, 'pch'),   # PMOS current src\n    'M10': (W_910, L, 'pch'),   # PMOS current src\n}\n\n\ndef ota_core_netlist():\n    \"\"\"Return the OTA core subcircuit lines (no sources, no analysis).\"\"\"\n    s = sizing\n    return f\"\"\"\\\n* --- OTA core ---\nM0   vtail  vbias  vdd  vdd  pch  W={s['M0'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM1   na     vinp   vtail vdd pch  W={s['M1'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM2   vout   vinn   vtail vdd pch  W={s['M2'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM3   na     vcn    nc    0   nch  W={s['M3'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM4   vout   vcn    nd    0   nch  W={s['M4'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM5   nc     vbn    0     0   nch  W={s['M5'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM6   nd     vbn    0     0   nch  W={s['M6'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM7   na     vcp    ne    vdd pch  W={s['M7'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM8   vout   vcp    nf    vdd pch  W={s['M8'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM9   ne     vbp    vdd   vdd pch  W={s['M9'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM10  nf     vbp    vdd   vdd pch  W={s['M10'][0]*1e6:.2f}u L={L*1e6:.2f}u\n* --- Load ---\nCL   vout   0      {CL}\n\"\"\"\n\n\ndef bias_sources():\n    \"\"\"Return SPICE lines for supply and bias voltage sources.\"\"\"\n    return f\"\"\"\\\n* --- Supply & Bias ---\nVDD   vdd   0   {VDD}\nVbias vbias 0   {Vbias_tail:.4f}\nVbn   vbn   0   {Vbn:.4f}\nVcn   vcn   0   {Vcn:.4f}\nVbp   vbp   0   {Vbp:.4f}\nVcp   vcp   0   {Vcp:.4f}\n\"\"\"\n\nprint(\"Netlist generation functions defined.\")\nprint(f\"OTA core has {len(sizing)} transistors + CL = {CL*1e12:.0f} pF\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "18dhwaofehe",
   "source": "### 1. Operating Point Analysis\n\nChecked in **unity-gain feedback** (Vout connected to Vin-), which is the intended operating condition.\nIn open-loop, the extremely high gain amplifies tiny lambda-induced current mismatches,\npushing the output away from mid-supply and forcing some devices out of saturation.\nFeedback forces Vout ≈ Vin+ = VCM, giving a realistic operating point.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "jpds9td1gqn",
   "source": "# ============================================================\n# Operating Point Simulation (unity-gain feedback)\n# ============================================================\nVCM = VDD / 2  # common-mode input voltage\n\ndevices = ['m0','m1','m2','m3','m4','m5','m6','m7','m8','m9','m10']\nprint_devs = '\\n'.join(\n    [f'    print @{d}[id] @{d}[vgs] @{d}[vds] @{d}[vdsat] @{d}[gm] @{d}[gds]'\n     for d in devices]\n)\n\ns = sizing\nop_netlist = f\"\"\"\\\n* Folded Cascode OTA — Operating Point (unity-gain feedback)\n{MODELS}\n{bias_sources()}\n* --- Input at VCM, output fed back to Vin- ---\nVinp  vinp  0  DC {VCM}\n* M2 gate = vout (unity-gain feedback)\nM0   vtail  vbias  vdd  vdd  pch  W={s['M0'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM1   na     vinp   vtail vdd pch  W={s['M1'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM2   vout   vout   vtail vdd pch  W={s['M2'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM3   na     vcn    nc    0   nch  W={s['M3'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM4   vout   vcn    nd    0   nch  W={s['M4'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM5   nc     vbn    0     0   nch  W={s['M5'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM6   nd     vbn    0     0   nch  W={s['M6'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM7   na     vcp    ne    vdd pch  W={s['M7'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM8   vout   vcp    nf    vdd pch  W={s['M8'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM9   ne     vbp    vdd   vdd pch  W={s['M9'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM10  nf     vbp    vdd   vdd pch  W={s['M10'][0]*1e6:.2f}u L={L*1e6:.2f}u\nCL   vout   0      {CL}\n.control\n    op\n    show all\n{print_devs}\n    quit\n.endc\n.end\n\"\"\"\n\nop_stdout, op_stderr = run_ngspice(op_netlist, 'op')\nprint(op_stdout[-3000:])",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "id": "9c1okhu2ip",
   "source": "# ============================================================\n# Parse OP results — check saturation\n# ============================================================\n\ndef parse_op_params(stdout, devices):\n    \"\"\"Extract MOSFET operating point parameters from ngspice stdout.\"\"\"\n    results = {}\n    for dev in devices:\n        info = {}\n        for param in ['id', 'vgs', 'vds', 'vdsat', 'gm', 'gds']:\n            pattern = rf'@{dev}\\[{param}\\]\\s*=\\s*([eE\\d.+\\-]+)'\n            m = re.search(pattern, stdout)\n            if m:\n                info[param] = float(m.group(1))\n        results[dev] = info\n    return results\n\nop_data = parse_op_params(op_stdout, devices)\n\nprint(f\"{'Device':<6} {'Id(uA)':>8} {'Vgs(V)':>8} {'Vds(V)':>8} {'Vdsat(V)':>9} {'gm(uA/V)':>9} {'Saturated':>10}\")\nprint(\"-\" * 70)\nfor dev in devices:\n    d = op_data.get(dev, {})\n    if not d:\n        print(f\"{dev:<6}  ** no data **\")\n        continue\n    Id    = d.get('id', 0)\n    vgs   = d.get('vgs', 0)\n    vds   = d.get('vds', 0)\n    vdsat = d.get('vdsat', 0)\n    gm    = d.get('gm', 0)\n    # Saturation check: |Vds| >= |Vdsat|\n    sat = \"YES\" if abs(vds) >= abs(vdsat) - 1e-6 else \"NO !!!\"\n    print(f\"{dev:<6} {Id*1e6:>8.2f} {vgs:>8.4f} {vds:>8.4f} {vdsat:>9.4f} {gm*1e6:>9.2f} {sat:>10}\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "yp4qgftm2f",
   "source": "### 2. AC Analysis — Open-Loop Bode Plot\n\nA large inductor `Lfb` (1 TH) from Vout to Vin- acts as a **DC short / AC open**:\n- At DC it stabilizes the operating point (forces Vout ≈ VCM)\n- At any AC frequency of interest, its impedance (>6 TΩ at 1 Hz) is far larger than Rout, so it does not affect the open-loop gain measurement.\n\nDifferential AC input: Vinp = +0.5, Vinn = -0.5 → differential = 1 V, so `V(vout)` directly gives the voltage gain.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "vg33t6zlepn",
   "source": "# ============================================================\n# AC Analysis (with inductor DC-feedback trick)\n# ============================================================\n\nac_netlist = f\"\"\"\\\n* Folded Cascode OTA — AC Analysis\n{MODELS}\n{bias_sources()}\n* --- Differential AC input ---\nVinp  vinp  0  DC {VCM}  AC  0.5\nVinn  vinn  0  DC {VCM}  AC -0.5\n{ota_core_netlist()}\n* --- DC-feedback inductor: short at DC, open at AC ---\nLfb   vout  vinn  1T\n.control\n    ac dec 100 1 10G\n    wrdata ac_out v(vout)\n    quit\n.endc\n.end\n\"\"\"\n\nac_stdout, ac_stderr = run_ngspice(ac_netlist, 'ac')\n\n# Load AC data: columns = [freq, Re(Vout), Im(Vout)]\nac_data = load_wrdata('ac_out')\nfreq   = ac_data[:, 0]\nv_re   = ac_data[:, 1]\nv_im   = ac_data[:, 2]\n\ngain_mag = np.sqrt(v_re**2 + v_im**2)\ngain_db  = 20 * np.log10(gain_mag + 1e-30)\nphase    = np.degrees(np.unwrap(np.arctan2(v_im, v_re)))\n\nprint(f\"AC data loaded: {len(freq)} points, freq range [{freq[0]:.0f} Hz, {freq[-1]/1e9:.1f} GHz]\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "id": "mjdip20ell",
   "source": "# ============================================================\n# Bode Plot + extract key metrics\n# ============================================================\n\n# DC gain\ndc_gain_dB = gain_db[0]\n\n# Unity-gain frequency (0 dB crossing)\nidx_0dB = np.where(gain_db[:-1] > 0)[0]\nif len(idx_0dB) > 0:\n    i = idx_0dB[-1]\n    # Linear interpolation in log-freq domain\n    f_ugb = freq[i] * 10**((0 - gain_db[i]) / (gain_db[i+1] - gain_db[i])\n                           * np.log10(freq[i+1] / freq[i]))\n    # Phase at UGB (interpolate)\n    phase_at_ugb = np.interp(np.log10(f_ugb), np.log10(freq), phase)\n    phase_margin = 180 + phase_at_ugb\nelse:\n    f_ugb = np.nan\n    phase_margin = np.nan\n\nprint(f\"DC Gain       = {dc_gain_dB:.1f} dB  ({10**(dc_gain_dB/20):.0f} V/V)\")\nprint(f\"Unity-gain BW = {f_ugb/1e6:.2f} MHz\")\nprint(f\"Phase margin  = {phase_margin:.1f} deg\")\n\n# --- Bode plot ---\nfig, (ax1, ax2) = plt.subplots(2, 1, figsize=(9, 6), sharex=True)\n\nax1.semilogx(freq, gain_db, 'b', linewidth=1.5)\nax1.axhline(0, color='gray', linestyle='--', linewidth=0.5)\nif not np.isnan(f_ugb):\n    ax1.axvline(f_ugb, color='r', linestyle=':', linewidth=0.8, label=f'UGB = {f_ugb/1e6:.1f} MHz')\nax1.set_ylabel('Gain (dB)')\nax1.set_title('Open-Loop Bode Plot')\nax1.legend(loc='upper right')\nax1.grid(True, which='both', alpha=0.3)\nax1.set_ylim(bottom=-40)\n\nax2.semilogx(freq, phase, 'r', linewidth=1.5)\nax2.axhline(-180, color='gray', linestyle='--', linewidth=0.5)\nif not np.isnan(f_ugb):\n    ax2.axvline(f_ugb, color='r', linestyle=':', linewidth=0.8)\n    ax2.annotate(f'PM = {phase_margin:.1f}°', xy=(f_ugb, phase_at_ugb),\n                 fontsize=10, ha='left', va='bottom',\n                 xytext=(f_ugb*3, phase_at_ugb+10),\n                 arrowprops=dict(arrowstyle='->', color='black'))\nax2.set_ylabel('Phase (deg)')\nax2.set_xlabel('Frequency (Hz)')\nax2.grid(True, which='both', alpha=0.3)\n\nplt.tight_layout()\nplt.savefig(os.path.join(SIM_DIR, 'bode_plot.png'), dpi=150)\nplt.show()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "zjrbgdxemok",
   "source": "### 3. Transient Analysis\n\n**Unity-gain feedback configuration**: output connected back to the inverting input.\nA voltage step is applied at the non-inverting input to measure slew rate and settling behaviour.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "nljexuaj9z",
   "source": "# ============================================================\n# Transient — Unity-Gain Feedback (large step for slew rate)\n# ============================================================\n# In feedback: M2 gate = vout (connect output to inverting input)\n# Step from 0.5 V to 1.3 V at vinp (within output swing range)\n\ns = sizing\ntran_fb_netlist = f\"\"\"\\\n* Folded Cascode OTA — Transient (Unity-Gain Feedback)\n{MODELS}\n{bias_sources()}\n* --- Step input on non-inverting input ---\nVinp  vinp  0  PULSE(0.5 1.3 0.5u 1n 1n 4u 8u)\n* --- OTA core (vinn = vout for unity-gain feedback) ---\nM0   vtail  vbias  vdd  vdd  pch  W={s['M0'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM1   na     vinp   vtail vdd pch  W={s['M1'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM2   vout   vout   vtail vdd pch  W={s['M2'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM3   na     vcn    nc    0   nch  W={s['M3'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM4   vout   vcn    nd    0   nch  W={s['M4'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM5   nc     vbn    0     0   nch  W={s['M5'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM6   nd     vbn    0     0   nch  W={s['M6'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM7   na     vcp    ne    vdd pch  W={s['M7'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM8   vout   vcp    nf    vdd pch  W={s['M8'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM9   ne     vbp    vdd   vdd pch  W={s['M9'][0]*1e6:.2f}u  L={L*1e6:.2f}u\nM10  nf     vbp    vdd   vdd pch  W={s['M10'][0]*1e6:.2f}u L={L*1e6:.2f}u\nCL   vout   0      {CL}\n.control\n    tran 1n 10u\n    wrdata tran_fb_out v(vout) v(vinp)\n    quit\n.endc\n.end\n\"\"\"\n\ntran_stdout, tran_stderr = run_ngspice(tran_fb_netlist, 'tran_fb')\n\n# Load transient data\ntran_data = load_wrdata('tran_fb_out')\nt_fb    = tran_data[:, 0]\nvout_fb = tran_data[:, 1]\nvinp_fb = tran_data[:, 2]\n\nprint(f\"Transient data loaded: {len(t_fb)} points, {t_fb[-1]*1e6:.1f} us\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "id": "kc8kdd8mqen",
   "source": "# ============================================================\n# Plot transient + extract slew rate\n# ============================================================\n\n# Measure slew rate from the rising edge of vout\n# Find the first rising edge (step occurs at ~0.5 us)\nstep_start = 0.5e-6\nmask_rise = (t_fb > step_start) & (t_fb < step_start + 2e-6)\nif np.any(mask_rise):\n    t_rise = t_fb[mask_rise]\n    v_rise = vout_fb[mask_rise]\n    v_lo = np.min(v_rise)\n    v_hi = np.max(v_rise)\n    v_10 = v_lo + 0.1 * (v_hi - v_lo)\n    v_90 = v_lo + 0.9 * (v_hi - v_lo)\n    idx_10 = np.argmax(v_rise >= v_10)\n    idx_90 = np.argmax(v_rise >= v_90)\n    if idx_90 > idx_10:\n        sr_rise = (v_90 - v_10) / (t_rise[idx_90] - t_rise[idx_10])\n        print(f\"Rising slew rate  = {sr_rise/1e6:.1f} V/us\")\n    else:\n        sr_rise = np.nan\n        print(\"Could not measure rising slew rate\")\nelse:\n    sr_rise = np.nan\n\n# Measure falling slew rate\nstep_fall = 4.5e-6\nmask_fall = (t_fb > step_fall) & (t_fb < step_fall + 2e-6)\nif np.any(mask_fall):\n    t_fall = t_fb[mask_fall]\n    v_fall_data = vout_fb[mask_fall]\n    v_hi_f = np.max(v_fall_data)\n    v_lo_f = np.min(v_fall_data)\n    v_90f = v_hi_f - 0.1 * (v_hi_f - v_lo_f)\n    v_10f = v_hi_f - 0.9 * (v_hi_f - v_lo_f)\n    idx_90f = np.argmax(v_fall_data <= v_90f)\n    idx_10f = np.argmax(v_fall_data <= v_10f)\n    if idx_10f > idx_90f:\n        sr_fall = abs(v_10f - v_90f) / (t_fall[idx_10f] - t_fall[idx_90f])\n        print(f\"Falling slew rate = {sr_fall/1e6:.1f} V/us\")\n    else:\n        sr_fall = np.nan\n        print(\"Could not measure falling slew rate\")\nelse:\n    sr_fall = np.nan\n\n# --- Plot ---\nfig, ax = plt.subplots(figsize=(9, 4))\nax.plot(t_fb*1e6, vinp_fb, 'b--', linewidth=1, label='Vinp (input)')\nax.plot(t_fb*1e6, vout_fb, 'r',   linewidth=1.5, label='Vout (output)')\nax.set_xlabel('Time (us)')\nax.set_ylabel('Voltage (V)')\nax.set_title('Transient Response — Unity-Gain Feedback')\nax.legend()\nax.grid(True, alpha=0.3)\n\nplt.tight_layout()\nplt.savefig(os.path.join(SIM_DIR, 'transient_plot.png'), dpi=150)\nplt.show()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "id": "ihrf4wol6fs",
   "source": "---\n## Results Summary\n\nComparison of target specifications, hand calculations, and ngspice simulation.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "id": "7eapdvfgxi",
   "source": "# ============================================================\n# Summary comparison table\n# ============================================================\n\nsr_sim = sr_rise if not np.isnan(sr_rise) else sr_fall\n\nheader = f\"{'Parameter':<20} {'Target':>12} {'Hand Calc':>12} {'Simulation':>12} {'Unit':>8}\"\nsep    = \"-\" * len(header)\n\nprint(header)\nprint(sep)\nprint(f\"{'DC Gain':<20} {'>'+str(specs['Gain_min']):>12} {Av_dB:>12.1f} {dc_gain_dB:>12.1f} {'dB':>8}\")\nprint(f\"{'GBW':<20} {'>'+ f'{specs[\\\"GBW_min\\\"]/1e6:.0f}':>12} {GBW_calc/1e6:>12.1f} {f_ugb/1e6:>12.2f} {'MHz':>8}\")\nprint(f\"{'Phase Margin':<20} {'>'+ str(specs['PM_min']):>12} {'--':>12} {phase_margin:>12.1f} {'deg':>8}\")\nprint(f\"{'Slew Rate':<20} {'>'+ f'{specs[\\\"SR_min\\\"]/1e6:.0f}':>12} {SR_calc/1e6:>12.1f} {sr_sim/1e6 if not np.isnan(sr_sim) else 0:>12.1f} {'V/us':>8}\")\nprint(f\"{'Power':<20} {'<'+ f'{specs[\\\"Power_max\\\"]*1e6:.0f}':>12} {Power_calc*1e6:>12.0f} {'--':>12} {'uW':>8}\")\nprint(f\"{'Output Swing (low)':<20} {'':>12} {Vout_min:>12.2f} {'':>12} {'V':>8}\")\nprint(f\"{'Output Swing (high)':<20} {'':>12} {Vout_max:>12.2f} {'':>12} {'V':>8}\")\nprint(f\"{'Supply':<20} {'':>12} {VDD:>12.1f} {'':>12} {'V':>8}\")\nprint(f\"{'Load Cap':<20} {'':>12} {CL*1e12:>12.0f} {'':>12} {'pF':>8}\")\nprint(sep)\nprint(\"\\nNote: Level-1 MOSFET models give optimistic DC gain (high ro from simple\")\nprint(\"channel-length modulation). With BSIM3/4 or foundry PDK models, expect\")\nprint(\"DC gain in the 60-80 dB range for this topology.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}