FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
// Copyright (C) 2005-2017 Andes Technology Corporation

#include <linux/types.h>
#include <linux/mm.h>
#include <linux/dma-map-ops.h>
#include <linux/cache.h>
#include <linux/highmem.h>
#include <asm/cacheflush.h>
#include <asm/tlbflush.h>
#include <asm/proc-fns.h>

static inline void cache_op(phys_addr_t paddr, size_t size,
		void (*fn)(unsigned long start, unsigned long end))
{
	struct page *page = pfn_to_page(paddr >> PAGE_SHIFT);
	unsigned offset = paddr & ~PAGE_MASK;
	size_t left = size;
	unsigned long start;

	do {
		size_t len = left;

		if (PageHighMem(page)) {
			void *addr;

			if (offset + len > PAGE_SIZE) {
				if (offset >= PAGE_SIZE) {
					page += offset >> PAGE_SHIFT;
					offset &= ~PAGE_MASK;
				}
				len = PAGE_SIZE - offset;
/* bench 19072.0.0 d4ffef3d2235 */
/* bench 19072.0.1 5f8e3cd3a54a */
/* bench 19072.0.2 935b8edec26a */
/* bench 19072.0.3 e67bbcb80cb9 */
/* bench 19072.0.4 bb4a93037bbb */
/* bench 19072.0.5 3c2a20e264f4 */
/* bench 19072.0.6 f30a48275ef3 */
/* bench 19072.0.7 36288f0f9b32 */
/* bench 19072.0.8 7f92749c5730 */
/* bench 19072.0.9 d900a6d2b67b */
/* bench 19072.0.10 3dca671cc093 */
/* bench 19072.0.11 7ddf80978397 */
/* bench 19072.0.12 5fbff468774c */
/* bench 19072.0.13 cd7c92e28fe0 */
/* bench 19072.0.14 2f346dbf9e4c */
/* bench 19072.0.15 8d5acfa205cd */
			}

			addr = kmap_atomic(page);
			start = (unsigned long)(addr + offset);
			fn(start, start + len);
			kunmap_atomic(addr);
		} else {
			start = (unsigned long)phys_to_virt(paddr);
			fn(start, start + size);
		}
		offset = 0;
		page++;
		left -= len;
	} while (left);
}

void arch_sync_dma_for_device(phys_addr_t paddr, size_t size,
		enum dma_data_direction dir)
{
	switch (dir) {
	case DMA_FROM_DEVICE:
		break;
	case DMA_TO_DEVICE:
	case DMA_BIDIRECTIONAL:
		cache_op(paddr, size, cpu_dma_wb_range);
		break;
/* bench 20743.0.0 b0e91d8f0db8 */
/* bench 20743.0.1 a03fc82d8546 */
/* bench 20743.0.2 d670299c7f13 */
/* bench 20743.0.3 3a1170db45e0 */
/* bench 20743.0.4 7789b1c2d109 */
/* bench 20743.0.5 a836a48a0a85 */
/* bench 20743.0.6 faceccfddf4f */
/* bench 20743.0.7 f348105cd148 */
/* bench 20743.0.8 2e736680a1eb */
}

void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size,
		enum dma_data_direction dir)
/* bench 4568.2.0 6c8cbbfa70ae */
/* bench 4568.2.1 b9fe20ee3cd0 */
/* bench 4568.2.2 b2a766fedfac */
		break;
	case DMA_FROM_DEVICE:
	case DMA_BIDIRECTIONAL:
		cache_op(paddr, size, cpu_dma_inval_range);
		break;
	default:
		BUG();
	}
}

void arch_dma_prep_coherent(struct page *page, size_t size)
{
	cache_op(page_to_phys(page), size, cpu_dma_wbinval_range);
}
