{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1493270829825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch3_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"WaveController:ch3_ctrl\|lpm_mult:Mult1\"" {  } { { "../src/WaveController.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270829936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch3_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"WaveController:ch3_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270829937 ""}  } { { "../src/WaveController.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1493270829937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/mult_mbt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch3_ctrl\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"WaveController:ch3_ctrl\|lpm_divide:Mod2\"" {  } { { "../src/WaveController.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270830159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch3_ctrl\|lpm_divide:Mod2 " "Instantiated megafunction \"WaveController:ch3_ctrl\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270830159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270830159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270830159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1493270830159 ""}  } { { "../src/WaveController.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1493270830159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dcm " "Found entity 1: lpm_divide_dcm" {  } { { "db/lpm_divide_dcm.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/lpm_divide_dcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/alt_u_div_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1493270830388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1493270830388 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1493270831631 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "216 " "Ignored 216 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "216 " "Ignored 216 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1493270831699 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1493270831699 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/TLV5614_CTRL.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/TLV5614_CTRL.v" 68 -1 0 } } { "../src/WaveController.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/WaveController.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1493270831724 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1493270831724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_PD VCC " "Pin \"DAC_PD\" is stuck at VCC" {  } { { "../src/GeneraterTop.v" "" { Text "C:/Users/XuJing/Desktop/FPGA/Generator/src/GeneraterTop.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1493270832573 "|GeneraterTop|DAC_PD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1493270832573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1493270832820 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1493270834505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2052 " "Implemented 2052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1816 " "Implemented 1816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1493270834538 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1493270834538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1493270834538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1493270834902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 13:27:14 2017 " "Processing ended: Thu Apr 27 13:27:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1493270834902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1493270834902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1493270834902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1493270834902 ""}
