[0m[[0m[0minfo[0m] [0m[0mMain Scala API documentation to /home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/unidoc...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.11:1.1.1:compile for Scala 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0mCalling Scaladoc with arguments:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-deprecation[0m
[0m[[0m[0mdebug[0m] [0m[0m	-diagrams[0m
[0m[[0m[0mdebug[0m] [0m[0m	-diagrams-max-classes[0m
[0m[[0m[0mdebug[0m] [0m[0m	25[0m
[0m[[0m[0mdebug[0m] [0m[0m	-doc-version[0m
[0m[[0m[0mdebug[0m] [0m[0m	1.2-SNAPSHOT[0m
[0m[[0m[0mdebug[0m] [0m[0m	-doc-title[0m
[0m[[0m[0mdebug[0m] [0m[0m	firrtl[0m
[0m[[0m[0mdebug[0m] [0m[0m	-doc-root-content[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/root-doc.txt[0m
[0m[[0m[0mdebug[0m] [0m[0m	-doc-external-doc:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.11.12.jar#http://www.scala-lang.org/api/2.11.12/,/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.11.12.jar#http://www.scala-lang.org/api/2.11.12/[0m
[0m[[0m[0mdebug[0m] [0m[0m	-d[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/unidoc[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/usr/lib/jvm/java-8-oracle/jre/lib/resources.jar:/usr/lib/jvm/java-8-oracle/jre/lib/rt.jar:/usr/lib/jvm/java-8-oracle/jre/lib/sunrsasign.jar:/usr/lib/jvm/java-8-oracle/jre/lib/jsse.jar:/usr/lib/jvm/java-8-oracle/jre/lib/jce.jar:/usr/lib/jvm/java-8-oracle/jre/lib/charsets.jar:/usr/lib/jvm/java-8-oracle/jre/lib/jfr.jar:/usr/lib/jvm/java-8-oracle/jre/classes:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.11.12.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.antlr/antlr4-runtime/jars/antlr4-runtime-4.7.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.11.12.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/com.typesafe.scala-logging/scala-logging_2.11/bundles/scala-logging_2.11-3.7.2.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.slf4j/slf4j-api/jars/slf4j-api-1.7.25.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/ch.qos.logback/logback-classic/jars/logback-classic-1.2.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/ch.qos.logback/logback-core/jars/logback-core-1.2.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/com.github.scopt/scopt_2.11/jars/scopt_2.11-3.6.0.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/net.jcazevedo/moultingyaml_2.11/jars/moultingyaml_2.11-0.4.0.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/com.github.nscala-time/nscala-time_2.11/jars/nscala-time_2.11-2.14.0.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/joda-time/joda-time/jars/joda-time-2.9.4.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.joda/joda-convert/jars/joda-convert-1.2.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.yaml/snakeyaml/bundles/snakeyaml-1.17.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.json4s/json4s-native_2.11/jars/json4s-native_2.11-3.5.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.json4s/json4s-core_2.11/jars/json4s-core_2.11-3.5.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.json4s/json4s-ast_2.11/jars/json4s-ast_2.11-3.5.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.json4s/json4s-scalap_2.11/jars/json4s-scalap_2.11-3.5.3.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/com.thoughtworks.paranamer/paranamer/bundles/paranamer-2.8.jar:/home/hut1si/gits/rfuzz2ndtry/.ivy2/cache/org.scala-lang.modules/scala-xml_2.11/bundles/scala-xml_2.11-1.0.6.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Compiler.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Driver.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Emitter.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/ExecutionOptionsManager.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/LexerHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/LoweringCompilers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Mappers.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Namespace.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Parser.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/PrimOps.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Utils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Visitor.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/WIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/altIR/FirrtlGraphNode.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/analyses/InstanceGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/analyses/NodeCount.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/Annotation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/AnnotationUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/AnnotationYamlProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/JsonProtocol.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/annotations/Named.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/DiGraph.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/EulerTour.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/ir/IR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/package.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckChirrtl.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckInitialization.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CheckWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Checks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/CommonSubexpressionElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ConvertFixedToSInt.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ExpandWhens.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/InferTypes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/InferWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Inline.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/LowerTypes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/PadWidths.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Passes.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveCHIRRTL.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveEmpty.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveValidIf.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ReplaceAccesses.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Resolves.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/SplitExpressions.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/Uniquify.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/VerilogModulusCleanup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ZeroWidth.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockList.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockListTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/ClockListUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/clocklist/RemoveAllButClocks.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/DecorateMems.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/InferReadWrite.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemTransformUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/MemUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/RenameAnnotatedMemoryPorts.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ReplaceMemMacros.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ReplaceMemTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ResolveMaskGranularity.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ResolveMemoryReference.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/ToMemIR.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/VerilogMemDelays.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/memlib/YamlUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/Wiring.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/WiringTransform.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/wiring/WiringUtils.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/BlackBoxSourceHelper.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/CheckCombLoops.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/ConstantPropagation.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/DeadCodeElimination.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/Dedup.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/Flatten.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/GroupComponents.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/OptimizationAnnotations.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/RemoveReset.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/RemoveWires.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/util/BackendCompilationUtilities.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/logger/Logger.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson2-working-ir/AnalyzeCircuit.scala[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/src_managed/main/antlr4/firrtl/antlr/FIRRTLBaseVisitor.java[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/src_managed/main/antlr4/firrtl/antlr/FIRRTLLexer.java[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/src_managed/main/antlr4/firrtl/antlr/FIRRTLParser.java[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/hut1si/gits/rfuzz2ndtry/firrtl/target/scala-2.11/src_managed/main/antlr4/firrtl/antlr/FIRRTLVisitor.java[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/ExpandWhens.scala:71:5: discarding unmoored doc comment[0m
[0m[[0m[33mwarn[0m] [0m[0m    /** Removes connections/attaches from the statement[0m
[0m[[0m[33mwarn[0m] [0m[0m    ^[0m
[0m[[0m[33mwarn[0m] [0m[0mthere were 32 feature warnings; re-run with -feature for details[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/CheckCombLoops.scala:27:1: Could not find any member to link for "CombLoopException".[0m
[0m[[0m[33mwarn[0m] [0m[0m/** Finds and detects combinational logic loops in a circuit, if any[0m
[0m[[0m[33mwarn[0m] [0m[0m^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/DiGraph.scala:349:3: Could not find any member to link for "IllegalArgumentException".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Add edge (u,v) to the graph.[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/DiGraph.scala:300:3: Could not find any member to link for "IllegalArgumentException".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Return a simplified connectivity graph with only a subset of the nodes[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/graph/DiGraph.scala:287:3: Could not find any member to link for "IllegalArgumentException".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Return a graph with only a subset of the nodes[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson2-working-ir/AnalyzeCircuit.scala:64:1: Could not find any member to link for "ToWorkingIR".[0m
[0m[[0m[33mwarn[0m] [0m[0m/** AnalyzeCircuit Transform[0m
[0m[[0m[33mwarn[0m] [0m[0m^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala:48:1: Could not find any member to link for "Circuit".[0m
[0m[[0m[33mwarn[0m] [0m[0m/** AnalyzeCircuit Transform[0m
[0m[[0m[33mwarn[0m] [0m[0m^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/tutorial/lesson1-circuit-traversal/AnalyzeCircuit.scala:15:1: Could not find any member to link for "Mux".[0m
[0m[[0m[33mwarn[0m] [0m[0m/** Ledger tracks [[firrtl.ir.Circuit]] statistics[0m
[0m[[0m[33mwarn[0m] [0m[0m^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala:14:3: Could not find any member to link for "Expression".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Mapping from references to the [[Expression]]s that drive them */[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala:17:3: Could not find any member to link for "Module".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Build a [[Netlist]] from a Module's connections and Nodes[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/transforms/FlattenRegUpdate.scala:41:3: Could not find any member to link for "Module".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Flatten Register Updates[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/passes/RemoveValidIf.scala:18:3: Could not find any member to link for "Expression".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Returns an [[Expression]] equal to zero for a given [[GroundType]][0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/analyses/InstanceGraph.scala:78:3: Could not find any member to link for "EulerTour".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** An `[[EulerTour]]` representation of the `[[DiGraph]]` */[0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Compiler.scala:53:3: Could not find any member to link for "ComponentName".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Get renames of a [[ComponentName]][0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Compiler.scala:38:3: Could not find any member to link for "ModuleName".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Get renames of a [[ModuleName]][0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m/home/hut1si/gits/rfuzz2ndtry/firrtl/src/main/scala/firrtl/Compiler.scala:31:3: Could not find any member to link for "CircuitName".[0m
[0m[[0m[33mwarn[0m] [0m[0m  /** Get renames of a [[CircuitName]][0m
[0m[[0m[33mwarn[0m] [0m[0m  ^[0m
[0m[[0m[33mwarn[0m] [0m[0m17 warnings found[0m
[0m[[0m[0minfo[0m] [0m[0mMain Scala API documentation successful.[0m
