Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jul 13 14:05:22 2022
| Host             : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.128        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.599        |
| Device Static (W)        | 0.530        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        6 |       --- |             --- |
| CLB Logic                |     0.006 |     6526 |       --- |             --- |
|   LUT as Shift Register  |     0.003 |      200 |    112800 |            0.18 |
|   LUT as Logic           |     0.002 |     1775 |    242400 |            0.73 |
|   Register               |    <0.001 |     3583 |    484800 |            0.74 |
|   LUT as Distributed RAM |    <0.001 |       32 |    112800 |            0.03 |
|   CARRY8                 |    <0.001 |       60 |     30300 |            0.20 |
|   BUFG                   |    <0.001 |        2 |        80 |            2.50 |
|   F7/F8 Muxes            |    <0.001 |        9 |    242400 |           <0.01 |
|   Others                 |     0.000 |      407 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       --- |             --- |
| Signals                  |     0.006 |     4978 |       --- |             --- |
| Block RAM                |     0.001 |      8.5 |       600 |            1.42 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        6 |       520 |            1.15 |
| GTH                      |     0.453 |        4 |        20 |           20.00 |
| Static Power             |     0.530 |          |           |                 |
| Total                    |     1.128 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.187 |       0.037 |      0.150 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.067 |       0.002 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |
| MGTAVcc    |       1.000 |     0.220 |       0.190 |      0.030 |
| MGTAVtt    |       1.200 |     0.207 |       0.193 |      0.014 |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_sys_clock                                                                         | sys_clock_m0/inst/clk_out1_sys_clock                                 |            10.0 |
| clkfbout_sys_clock                                                                         | sys_clock_m0/inst/clkfbout_sys_clock                                 |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clock_m0/inst/clk_in1                                                                  | sys_clk_ibufgds/O                                                    |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                             | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                                              |     0.599 |
|   dbg_hub                                                                                                                        |     0.003 |
|     inst                                                                                                                         |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                                         |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                                                     |     0.003 |
|           U_ICON_INTERFACE                                                                                                       |     0.002 |
|             U_CMD1                                                                                                               |    <0.001 |
|             U_CMD2                                                                                                               |    <0.001 |
|             U_CMD3                                                                                                               |    <0.001 |
|             U_CMD4                                                                                                               |    <0.001 |
|             U_CMD5                                                                                                               |    <0.001 |
|             U_CMD6_RD                                                                                                            |    <0.001 |
|               U_RD_FIFO                                                                                                          |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                            |    <0.001 |
|                   inst_fifo_gen                                                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                                                 |    <0.001 |
|                       grf.rf                                                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                      |    <0.001 |
|                           gras.rsts                                                                                              |    <0.001 |
|                           rpntr                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                           gwas.wsts                                                                                              |    <0.001 |
|                           wpntr                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                    |    <0.001 |
|                         rstblk                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                               |    <0.001 |
|             U_CMD6_WR                                                                                                            |    <0.001 |
|               U_WR_FIFO                                                                                                          |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                            |    <0.001 |
|                   inst_fifo_gen                                                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                                                 |    <0.001 |
|                       grf.rf                                                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                 |    <0.001 |
|                           gras.rsts                                                                                              |    <0.001 |
|                           rpntr                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                 |    <0.001 |
|                           gwas.wsts                                                                                              |    <0.001 |
|                           wpntr                                                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                    |    <0.001 |
|                         rstblk                                                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                               |    <0.001 |
|             U_CMD7_CTL                                                                                                           |    <0.001 |
|             U_CMD7_STAT                                                                                                          |    <0.001 |
|             U_STATIC_STATUS                                                                                                      |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                              |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                         |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                                  |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                      |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                        |    <0.001 |
|             U_TIMER                                                                                                              |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                          |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                                                     |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                         |    <0.001 |
|           U_CMD                                                                                                                  |    <0.001 |
|           U_STAT                                                                                                                 |    <0.001 |
|           U_SYNC                                                                                                                 |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                            |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                          |    <0.001 |
|   gtx_exdes_m0                                                                                                                   |     0.459 |
|     bit_synchronizer_link_down_latched_reset_inst                                                                                |    <0.001 |
|     bit_synchronizer_vio_gtpowergood_0_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_gtpowergood_1_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_gtpowergood_2_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_gtpowergood_3_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst                                                                              |    <0.001 |
|     bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst                                                                              |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_0_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_10_inst                                                                                     |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_11_inst                                                                                     |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_1_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_2_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_3_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_4_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_5_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_6_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_7_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_8_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxbufstatus_9_inst                                                                                      |    <0.001 |
|     bit_synchronizer_vio_rxpmaresetdone_0_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_rxpmaresetdone_1_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_rxpmaresetdone_2_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_rxpmaresetdone_3_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_txpmaresetdone_0_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_txpmaresetdone_1_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_txpmaresetdone_2_inst                                                                                   |    <0.001 |
|     bit_synchronizer_vio_txpmaresetdone_3_inst                                                                                   |    <0.001 |
|     example_init_inst                                                                                                            |    <0.001 |
|       bit_synchronizer_rx_data_good_inst                                                                                         |    <0.001 |
|       bit_synchronizer_rx_init_done_inst                                                                                         |    <0.001 |
|       bit_synchronizer_tx_init_done_inst                                                                                         |    <0.001 |
|       reset_synchronizer_reset_all_inst                                                                                          |    <0.001 |
|     example_wrapper_inst                                                                                                         |     0.455 |
|       gtwiz_userclk_rx_inst                                                                                                      |    <0.001 |
|       gtwiz_userclk_tx_inst                                                                                                      |    <0.001 |
|       gtwizard_ultrascale_0_inst                                                                                                 |     0.455 |
|         inst                                                                                                                     |     0.455 |
|           gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst                                                       |     0.455 |
|             gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst                           |     0.454 |
|               channel_inst                                                                                                       |     0.454 |
|             gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst                   |     0.000 |
|               common_inst                                                                                                        |     0.000 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst |    <0.001 |
|             gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                                                    |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                                                    |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |    <0.001 |
|     gtwizard_ultrascale_0_vio_0_inst                                                                                             |     0.003 |
|       inst                                                                                                                       |     0.003 |
|         DECODER_INST                                                                                                             |    <0.001 |
|         PROBE_IN_INST                                                                                                            |    <0.001 |
|         PROBE_IN_WIDTH_INST                                                                                                      |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                                                       |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                                                         |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                                                                         |    <0.001 |
|           G_PROBE_OUT[2].PROBE_OUT0_INST                                                                                         |    <0.001 |
|           G_PROBE_OUT[3].PROBE_OUT0_INST                                                                                         |    <0.001 |
|           G_PROBE_OUT[4].PROBE_OUT0_INST                                                                                         |    <0.001 |
|           G_PROBE_OUT[5].PROBE_OUT0_INST                                                                                         |    <0.001 |
|         U_XSDB_SLAVE                                                                                                             |     0.001 |
|     reset_synchronizer_prbs_match_all_inst                                                                                       |    <0.001 |
|   packet_rec_m0                                                                                                                  |    <0.001 |
|   packet_send_m0                                                                                                                 |     0.002 |
|   sys_clk_ibufgds                                                                                                                |     0.004 |
|   sys_clock_m0                                                                                                                   |     0.118 |
|     inst                                                                                                                         |     0.118 |
|   u0                                                                                                                             |     0.011 |
|     inst                                                                                                                         |     0.011 |
|       ila_core_inst                                                                                                              |     0.011 |
|         ila_trace_memory_inst                                                                                                    |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                               |     0.001 |
|             inst_blk_mem_gen                                                                                                     |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                                               |     0.001 |
|                 valid.cstr                                                                                                       |     0.001 |
|                   ramloop[0].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[1].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[2].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[3].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[4].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[5].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[6].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[7].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|                   ramloop[8].ram.r                                                                                               |    <0.001 |
|                     prim_noinit.ram                                                                                              |    <0.001 |
|         u_ila_cap_ctrl                                                                                                           |     0.001 |
|           U_CDONE                                                                                                                |    <0.001 |
|           U_NS0                                                                                                                  |    <0.001 |
|           U_NS1                                                                                                                  |    <0.001 |
|           u_cap_addrgen                                                                                                          |     0.001 |
|             U_CMPRESET                                                                                                           |    <0.001 |
|             u_cap_sample_counter                                                                                                 |    <0.001 |
|               U_SCE                                                                                                              |    <0.001 |
|               U_SCMPCE                                                                                                           |    <0.001 |
|               U_SCRST                                                                                                            |    <0.001 |
|               u_scnt_cmp                                                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |    <0.001 |
|                   DUT                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|             u_cap_window_counter                                                                                                 |    <0.001 |
|               U_WCE                                                                                                              |    <0.001 |
|               U_WHCMPCE                                                                                                          |    <0.001 |
|               U_WLCMPCE                                                                                                          |    <0.001 |
|               u_wcnt_hcmp                                                                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |    <0.001 |
|                   DUT                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|               u_wcnt_lcmp                                                                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |    <0.001 |
|                   DUT                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |    <0.001 |
|                       u_srlA                                                                                                     |    <0.001 |
|                       u_srlB                                                                                                     |    <0.001 |
|                       u_srlC                                                                                                     |    <0.001 |
|                       u_srlD                                                                                                     |    <0.001 |
|         u_ila_regs                                                                                                               |     0.004 |
|           MU_SRL[0].mu_srl_reg                                                                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                                                                           |     0.001 |
|           reg_15                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_16                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_17                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_18                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_19                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_1a                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_6                                                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_7                                                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_8                                                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|           reg_80                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_81                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_82                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_83                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_84                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_85                                                                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_887                                                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|           reg_88d                                                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|           reg_890                                                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|           reg_9                                                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|           reg_srl_fff                                                                                                            |    <0.001 |
|           reg_stream_ffd                                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                   |    <0.001 |
|           reg_stream_ffe                                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                                                                         |    <0.001 |
|           arm_detection_inst                                                                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                           |    <0.001 |
|           halt_detection_inst                                                                                                    |    <0.001 |
|         u_trig                                                                                                                   |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                              |    <0.001 |
|               DUT                                                                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                   u_srlA                                                                                                         |    <0.001 |
|                   u_srlB                                                                                                         |    <0.001 |
|                   u_srlC                                                                                                         |    <0.001 |
|                   u_srlD                                                                                                         |    <0.001 |
|           U_TM                                                                                                                   |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                              |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                            |     0.002 |
|                 DUT                                                                                                              |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                  |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                   |    <0.001 |
|                     u_srlA                                                                                                       |    <0.001 |
|                     u_srlB                                                                                                       |    <0.001 |
|                     u_srlC                                                                                                       |    <0.001 |
|                     u_srlD                                                                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                                                                    |     0.001 |
|   word_align_m0                                                                                                                  |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------------------+-----------+


