// Seed: 3928489533
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  uwire id_3, id_4;
  wire id_5;
  tri  id_6;
  wor  id_7;
  wire id_8;
  wire id_9;
  generate
    if ((1)) begin : id_10
      if (id_6) assign id_7 = id_10;
      else begin : id_11
        assign id_4 = ~1 & id_10;
        wire id_12;
      end
    end else begin
      wire id_13, id_14;
    end
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3
);
  wire id_5;
  buf (id_3, id_1);
  wire id_6;
  reg  id_7;
  wire id_8;
  module_0(
      id_8, id_6
  );
  initial id_7 <= 1;
  wire id_9;
  wire id_10;
endmodule
