read_file: info: using default project `spyglass-1.prj'
rtl/adbg_axi_biu.sv rtl/adbg_axi_defines.v rtl/adbg_axi_module.sv rtl/adbg_crc32.sv rtl/adbg_defines.v rtl/adbg_or1k_biu.sv rtl/adbg_or1k_defines.v rtl/adbg_or1k_module.sv rtl/adbg_or1k_status_reg.sv rtl/adbg_tap_defines.v rtl/adbg_tap_top.sv rtl/adbg_top.sv rtl/adv_dbg_if.sv rtl/apb2per.sv rtl/apb_bus.sv rtl/apb_event_unit.sv rtl/apb_fll_if.sv rtl/apb_gpio.sv rtl/apb_i2c.sv rtl/apb_mock_uart.sv rtl/apb_node.sv rtl/apb_node_wrap.sv rtl/apb_pulpino.sv rtl/apb_spi_master.sv rtl/apb_timer.sv rtl/apb_uart_sv.sv rtl/apu_core_package.sv rtl/apu_defines.sv rtl/apu_macros.sv rtl/assert.sv rtl/assert_tb.sv rtl/assert_tb.v rtl/axi2apb.sv rtl/axi2apb_wrap.sv rtl/axi_address_decoder_AR.sv rtl/axi_address_decoder_AW.sv rtl/axi_address_decoder_BR.sv rtl/axi_address_decoder_BW.sv rtl/axi_address_decoder_DW.sv rtl/axi_AR_allocator.sv rtl/axi_ar_buffer.sv rtl/axi_ArbitrationTree.sv rtl/axi_AW_allocator.sv rtl/axi_aw_buffer.sv rtl/axi_b_buffer.sv rtl/axi_BR_allocator.sv rtl/axi_bus.sv rtl/axi_BW_allocator.sv rtl/axi_DW_allocator.sv rtl/axi_FanInPrimitive_Req.sv rtl/axi_mem_if_SP.sv rtl/axi_mem_if_SP_wrap.sv rtl/axi_multiplexer.sv rtl/axi_node.sv rtl/axi_node_intf_wrap.sv rtl/axi_pkg.sv rtl/axi_r_buffer.sv rtl/axi_read_only_ctrl.sv rtl/axi_request_block.sv rtl/axi_response_block.sv rtl/axi_RR_Flag_Req.sv rtl/axi_single_slice.sv rtl/axi_slice.sv rtl/axi_slice_wrap.sv rtl/axi_spi_slave.sv rtl/axi_spi_slave_wrap.sv rtl/axi_w_buffer.sv rtl/axi_write_only_ctrl.sv rtl/boot_code.sv rtl/boot_rom_wrap.sv rtl/cf_math_pkg.sv rtl/clk_rst_gen.sv rtl/cluster_clock_gating.sv rtl/cluster_clock_inverter.sv rtl/cluster_clock_mux2.sv rtl/config.sv rtl/core2axi.sv rtl/core2axi_wrap.sv rtl/core_region.sv rtl/dc_data_buffer.sv rtl/dc_full_detector.v rtl/dc_synchronizer.v rtl/dc_token_ring.v rtl/dc_token_ring_fifo_din.v rtl/dc_token_ring_fifo_dout.v rtl/debug_bus.sv rtl/defines_event_unit.sv rtl/dp_ram.sv rtl/dp_ram_wrap.sv rtl/fifo_v2.sv rtl/fifo_v3.sv rtl/fpnew_pkg.sv rtl/generic_fifo.sv rtl/generic_service_unit.sv rtl/i2c_master_bit_ctrl.sv rtl/i2c_master_byte_ctrl.sv rtl/i2c_master_defines.sv rtl/instr_ram_wrap.sv rtl/io_generic_fifo.sv rtl/onehot_to_bin.sv rtl/periph_bus_wrap.sv rtl/peripherals.sv rtl/pulp_clock_gating.sv rtl/pulp_clock_inverter.sv rtl/pulp_clock_mux2.sv rtl/pulpino_tb.v rtl/pulpino_top.sv rtl/pulpino_wrap.v rtl/ram_mux.sv rtl/random_stalls.sv rtl/register_file_test_wrap.sv rtl/risc_mult.sv rtl/riscv_alu.sv rtl/riscv_alu_div.sv rtl/riscv_compressed_decoder.sv rtl/riscv_config.sv rtl/riscv_controller.sv rtl/riscv_core.sv rtl/riscv_cs_registers.sv rtl/riscv_decoder.sv rtl/riscv_defines.v rtl/riscv_ex_stage.sv rtl/riscv_fetch_fifo.sv rtl/riscv_hwloop_controller.sv rtl/riscv_hwloop_regs.sv rtl/riscv_id_stage.sv rtl/riscv_if_stage.sv rtl/riscv_int_controller.sv rtl/riscv_load_store_unit.sv rtl/riscv_mult.sv rtl/riscv_prefetch_buffer.sv rtl/riscv_register_file.sv rtl/rstgen.sv rtl/sleep_unit.sv rtl/sp_ram.sv rtl/sp_ram_wrap.sv rtl/spi_master_apb_if.sv rtl/spi_master_clkgen.sv rtl/spi_master_controller.sv rtl/spi_master_fifo.sv rtl/spi_master_rx.sv rtl/spi_master_tx.sv rtl/spi_slave_axi_plug.sv rtl/spi_slave_cmd_parser.sv rtl/spi_slave_controller.sv rtl/spi_slave_dc_fifo.sv rtl/spi_slave_regs.sv rtl/spi_slave_rx.sv rtl/spi_slave_syncro.sv rtl/spi_slave_tx.sv rtl/timer.sv rtl/uart_interrupt.sv rtl/uart_rx.sv rtl/uart_tx.svyescurrent_goal: info: loading goal `Design_Read' (in progress)
current_goal: info: finished loading goal `Design_Read' (ok)

INFO:    SpyGlass will run goal(s) 'Design_Read'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
RTL SGDC checks have been disabled as synthesis is not happening in the run.

INFO [6]    Work Directory './spyglass-1/WORK' does not exist.

INFO [75]    Creating the Work Directory './spyglass-1/WORK/64' for 64bit  precompiled dump.
Checking Rule ZeroSizeFile (Rule 1 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 6 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoleteRules (Rule 7 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportDeprecatedRules (Rule 8 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 9 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 10 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 11 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 12 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 13 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 14 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 15 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 16 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 17 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 18 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 19 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 20 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 21 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 22 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 23 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 24 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 25 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 26 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 27 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 28 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 29 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 30 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 31 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 32 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 33 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 34 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 35 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 36 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 37 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 38 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 39 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 40 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 41 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 42 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 43 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 44 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 45 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 46 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 47 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 48 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 49 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 50 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 51 of total 117) .... done (Time = 0.00s, Memory = 320.0K)
Checking Rule CMD_ignorelibs01 (Rule 52 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 53 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 57 of total 117) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/Design_Read/spyglass.vdb' to './spyglass-1/Design_Read/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/Design_Read/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/Design_Read/spyglass.vdb' to './spyglass-1/Design_Read/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/Design_Read/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/Design_Read/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      1 information message 

  Total Number of Generated Messages     :       202 (200 fatals, 1 error, 0 warning, 1 Info)
  Number of Reported Messages            :       202 (200 fatals, 1 error, 0 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/Design_Read/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/Design_Read/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/Design_Read/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
     <Not Available>
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
Caught Exception in macro usage data. Skipping macro population
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: warning: goal `lint/lint_rtl' was run but not saved last time
                       run results and goal settings might not match
current_goal: info: loading goal `lint/lint_rtl' (in progress)
current_goal: info: finished loading goal `lint/lint_rtl' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_rtl'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading openmore (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc)
Loading starc2005 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2005)
Loading erc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/simulation)
Loading lint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lint)
Loading latch (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/latch)
Loading morelint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint)
Loading timing (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/timing)
Loading starc2002 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2002)
Loading Audits (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/Audits)
Loading area (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/area)
Loading miscellaneous (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/miscellaneous)
Loading starcad-21 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starcad-21)
Loading txv (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/txv)
[SCL] 01/23/2025 13:03:57 PID:327590 Client:vlsi Checkout denied txvso 2015.12

TXV_INFO Parameter txv_extract_domain will be renamed to txv_domain_mode in future!

Loading power_est (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/power_est)
[SCL] 01/23/2025 13:03:57 PID:327590 Client:vlsi Checkout denied power_estso 2015.12
Loading lowpower (5.6.1) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lowpower)
[SCL] 01/23/2025 13:03:57 PID:327590 Client:vlsi Checkout denied lowpowerso 2015.12
Loading dft_dsm (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft_dsm)
Checkout succeeded: adv_checker/AF0AA0F2EBDAEE9A2F44
	License file: 27020@vlsi
	License Server: 27020@vlsi
[SCL] 01/23/2025 13:03:57 Checking status for feature adv_checker
[SCL] 01/23/2025 13:03:57 PID:327590 Client:vlsi Server:27020@vlsi Checkout succeeded adv_checker 2024.09
Loading dft (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft)
Loading constraints (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
[SCL] 01/23/2025 13:03:57 PID:327590 Client:vlsi Checkout denied constraintsso 4.0
Loading const_intern1 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading clock-reset (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/clock)

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule SGDC_power_est29 (Rule 1 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 2 of total 294) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 3 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PEMVDD01 (Rule 4 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 5 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 6 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 7 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 8 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 9 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 10 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 11 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 12 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 13 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 14 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 15 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 16 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 17 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 18 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 19 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 20 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 21 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 22 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 23 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 24 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 25 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 26 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 27 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 28 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 29 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 30 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 31 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 32 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 33 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 34 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 35 of total 294) .... done (Time = 0.00s, Memory = 256.0K)
Checking Rule SGDC_waive22 (Rule 36 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 37 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 38 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 39 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 40 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 41 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 42 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 43 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 44 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 45 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 46 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 47 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 48 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 49 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 50 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 51 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 52 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 53 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 54 of total 294) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 55 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 56 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 57 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 58 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 59 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 60 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 61 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 62 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 63 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 64 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 65 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 66 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 67 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 68 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 69 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 70 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 71 of total 294) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating W415_Report report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/lint/W415_Report.rpt' ....

Generating CombLoopReport report from './spyglass-1/lint/lint_rtl/spyglass.vdb' to './spyglass-1/lint/lint_rtl/spyglass_reports/openmore/CombLoopReport.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_rtl/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      1 information message 

  Total Number of Generated Messages     :       202 (200 fatals, 1 error, 0 warning, 1 Info)
  Number of Reported Messages            :       202 (200 fatals, 1 error, 0 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_rtl/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 70 of total 294) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_rtl/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: warning: goal `lint/lint_rtl_enhanced' was run but not saved last time
                       run results and goal settings might not match
current_goal: info: loading goal `lint/lint_rtl_enhanced' (in progress)
current_goal: info: finished loading goal `lint/lint_rtl_enhanced' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_rtl_enhanced'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading openmore (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc)
Loading starc2005 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2005)
Loading erc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/simulation)
Loading lint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lint)
Loading latch (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/latch)
Loading morelint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint)
Loading timing (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/timing)
Loading starc2002 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2002)
Loading Audits (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/Audits)
Loading area (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/area)
Loading miscellaneous (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/miscellaneous)
Loading starcad-21 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starcad-21)
Loading txv (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/txv)

TXV_INFO Parameter txv_extract_domain will be renamed to txv_domain_mode in future!

Loading power_est (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/power_est)
Loading lowpower (5.6.1) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lowpower)
Loading dft_dsm (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft_dsm)
Loading dft (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft)
Loading constraints (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading const_intern1 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading clock-reset (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/clock)

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule SGDC_power_est29 (Rule 1 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 2 of total 365) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 3 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PEMVDD01 (Rule 4 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 5 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 6 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 7 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 8 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 9 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 10 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 11 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 12 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 13 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 14 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 15 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 16 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 17 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 18 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 19 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 20 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 21 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 22 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 23 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 24 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 25 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 26 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 27 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 28 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 29 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 30 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 31 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 32 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 33 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 34 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 35 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 36 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 37 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 38 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 39 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 40 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 41 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 42 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 43 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 44 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 45 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 46 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 47 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 48 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 49 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 50 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 51 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 52 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 53 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 54 of total 365) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule ReserveName (Rule 55 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReserveName (Rule 56 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 57 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 58 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 59 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 60 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 61 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W561 (Rule 62 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 63 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 64 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 65 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 66 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 67 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule infiniteloop (Rule 68 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 69 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 70 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReserveNameSystemVerilog-ML (Rule 71 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReserveNameSystemVerilog-ML (Rule 72 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 73 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 74 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 75 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 76 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 77 of total 365) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_rtl_enhanced/spyglass.vdb' to './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_rtl_enhanced/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_rtl_enhanced/spyglass.vdb' to './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating W415_Report report from './spyglass-1/lint/lint_rtl_enhanced/spyglass.vdb' to './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/lint/W415_Report.rpt' ....

Generating CombLoopReport report from './spyglass-1/lint/lint_rtl_enhanced/spyglass.vdb' to './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/openmore/CombLoopReport.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_rtl_enhanced/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl_enhanced
   Command-line read  :      0 fatal,      0 error,        1 warning,      0 information message 
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   Policy openmore    :      0 fatal,      4 errors,       0 warning,      0 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     5 errors,       1 warning,      1 information message 

  Total Number of Generated Messages     :       207 (200 fatals, 5 errors, 1 warning, 1 Info)
  Number of Reported Messages            :       207 (200 fatals, 5 errors, 1 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_rtl_enhanced/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 76 of total 365) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_rtl_enhanced
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_rtl_enhanced/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_rtl_enhanced/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    5 Errors,      1 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: warning: goal `lint/lint_turbo_rtl' was run but not saved last time
                       run results and goal settings might not match
current_goal: info: loading goal `lint/lint_turbo_rtl' (in progress)
Checkout succeeded: turbo_struct/DFEA309228C44F746A86
	License file: 27020@vlsi
	License Server: 27020@vlsi
[SCL] 01/23/2025 13:04:03 Checking status for feature turbo_struct
[SCL] 01/23/2025 13:04:03 PID:327590 Client:vlsi Server:27020@vlsi Checkout succeeded turbo_struct 2024.09
current_goal: info: finished loading goal `lint/lint_turbo_rtl' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_turbo_rtl'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading openmore (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc)
Loading starc2005 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2005)
Loading erc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/simulation)
Loading lint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lint)
Loading latch (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/latch)
Loading morelint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint)
Loading timing (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/timing)
Loading starc2002 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2002)
Loading Audits (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/Audits)
Loading area (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/area)
Loading miscellaneous (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/miscellaneous)
Loading starcad-21 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starcad-21)
Loading txv (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/txv)

TXV_INFO Parameter txv_extract_domain will be renamed to txv_domain_mode in future!

Loading power_est (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/power_est)
Loading lowpower (5.6.1) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lowpower)
Loading dft_dsm (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft_dsm)
Loading dft (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft)
Loading constraints (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading const_intern1 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading clock-reset (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/clock)

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule SGDC_power_est29 (Rule 1 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 2 of total 296) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 3 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PEMVDD01 (Rule 4 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 5 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 6 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 7 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 8 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoredOverlappingRules (Rule 9 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule TurboModeStatus (Rule 10 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 11 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 12 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 13 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 14 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 15 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 16 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 17 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 18 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 19 of total 296) .... done (Time = 0.00s, Memory = 128.0K)
Checking Rule SGDC_voltagedomain06 (Rule 20 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 21 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 22 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 23 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 24 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 25 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 26 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 27 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 28 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 29 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 30 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 31 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 32 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 33 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 34 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 35 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 36 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 37 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 38 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 39 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 40 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 41 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 42 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 43 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 44 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 45 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 46 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 47 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 48 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 49 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 50 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 51 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 52 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 53 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 54 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 55 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 56 of total 296) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 57 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 58 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 59 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 60 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 61 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 62 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 63 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 64 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 65 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 66 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 67 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 68 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 69 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 70 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 71 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 72 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 73 of total 296) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' ....

Generating moresimple_turbo report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/moresimple_turbo.rpt' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating W415_Report report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/lint/W415_Report.rpt' ....

Generating CombLoopReport report from './spyglass-1/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/openmore/CombLoopReport.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_turbo_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_turbo_rtl/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
** Design Read        :    200 fatals,     1 error,        0 warning,      2 information messages
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      2 information messages

  Total Number of Generated Primary Messages          :       203 (200 fatals, 1 error, 0 warning, 2 Infos, 0 Data)
  Total Number of Generated Secondary Messages        :         0 (0 fatal, 0 error, 0 warning, 0 Info, 0 Data)
  Number of Reported Primary Messages                 :       203 (200 fatals, 1 error, 0 warning, 2 Infos, 0 Data)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_turbo_rtl/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 72 of total 296) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_turbo_rtl/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_turbo_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     moresimple_turbo.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      2 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: warning: goal `lint/lint_functional_rtl' was run but not saved last time
                       run results and goal settings might not match
current_goal: info: loading goal `lint/lint_functional_rtl' (in progress)
current_goal: info: finished loading goal `lint/lint_functional_rtl' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_functional_rtl'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading auto-verify (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/auto-verify)
Checkout succeeded: lint_func/5F9A50223F8C88A8AF29
	License file: 27020@vlsi
	License Server: 27020@vlsi
[SCL] 01/23/2025 13:04:08 Checking status for feature lint_func
[SCL] 01/23/2025 13:04:08 PID:327590 Client:vlsi Server:27020@vlsi Checkout succeeded lint_func 2024.09
 Reading sgdc file "/home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 5 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 34 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 51 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_setup_checks01 (Rule 52 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity01 (Rule 53 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 56 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 57 of total 207) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/ADV-LINT.rpt' ....

Generating auto_verify report from './spyglass-1/lint/lint_functional_rtl/spyglass.vdb' to './spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto_verify.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_functional_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_functional_rtl/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      1 information message 

  Total Number of Generated Messages     :       202 (200 fatals, 1 error, 0 warning, 1 Info)
  Number of Reported Messages            :       202 (200 fatals, 1 error, 0 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_functional_rtl/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 56 of total 207) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_functional_rtl
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_functional_rtl/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_functional_rtl/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     auto_verify.rpt          ADV-LINT.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: warning: goal `lint/lint_abstract' was run but not saved last time
                       run results and goal settings might not match
current_goal: info: loading goal `lint/lint_abstract' (in progress)
current_goal: info: finished loading goal `lint/lint_abstract' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_abstract'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading lint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lint)
Loading Audits (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/Audits)
Loading area (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/area)
Loading latch (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/latch)
Loading miscellaneous (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/miscellaneous)
Loading morelint (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint)
Loading openmore (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc)
Loading starc2002 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2002)
Loading timing (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/timing)
Loading starcad-21 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starcad-21)
Loading erc (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/simulation)
Loading starc2005 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2005)
Loading txv (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/txv)

TXV_INFO Parameter txv_extract_domain will be renamed to txv_domain_mode in future!

Loading power_est (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/power_est)
Loading lowpower (5.6.1) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/lowpower)
Loading dft_dsm (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft_dsm)
Loading dft (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/dft)
Loading constraints (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading const_intern1 (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/constraints)
Loading clock-reset (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/clock)

INFO [76]    Using './spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule SGDC_power_est29 (Rule 1 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK04 (Rule 2 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PECHECK18 (Rule 3 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PEMVDD01 (Rule 4 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 5 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 6 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 7 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 8 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 9 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 10 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 11 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 12 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 13 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 14 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 15 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 16 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 17 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 18 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 19 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 20 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 21 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 22 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 23 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 24 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 25 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 26 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 27 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 28 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 29 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 30 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 31 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 32 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 33 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 34 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 35 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 36 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 37 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 38 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 39 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 40 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 41 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 42 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 43 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 44 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 45 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 46 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 47 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 48 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 49 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 50 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 51 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 52 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 53 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 54 of total 166) .... done (Time = 0.00s, Memory = 256.0K)
Checking Rule ReportStopSummary (Rule 55 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 56 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/assert.sv" ....
 Analyzing source file "rtl/assert_tb.sv" ....
 Analyzing source file "rtl/assert_tb.v" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_tb.v" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 57 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 58 of total 166) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './spyglass-1/lint/lint_abstract/spyglass.vdb' to './spyglass-1/lint/lint_abstract/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_abstract/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_abstract/spyglass.vdb' to './spyglass-1/lint/lint_abstract/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_abstract/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_abstract/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_abstract
** Design Read        :    200 fatals,     1 error,        0 warning,      1 information message 
   -------------------------------------------------------------------------------------
** Total              :    200 fatals,     1 error,        0 warning,      1 information message 

  Total Number of Generated Messages     :       202 (200 fatals, 1 error, 0 warning, 1 Info)
  Number of Reported Messages            :       202 (200 fatals, 1 error, 0 warning, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

First 10 FATAL message(s) generated in current run are -

Rule         Severity   File                          Line   Message
-------------------------------------------------------------------------
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_axi_module.sv        66     Include file ( adbg_axi_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_533   Syntax     rtl/adbg_axi_module.sv        86     Used macro ( DBG_TOP_MODULE_DATA_LEN ) has not been defined. Trace: (None)
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       65     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_module.sv       66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_or1k_status_reg.sv   66     Include file ( adbg_or1k_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_tap_top.sv           70     Include file ( adbg_tap_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/adbg_top.sv               40     Include file ( adbg_defines.v ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_bus.sv                15     Include file ( config.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )
STX_VE_485   Syntax     rtl/apb_event_unit.sv         11     Include file ( defines_event_unit.sv ) could not be found or opened in read mode from current working directory ( /home/nitintyagi/pulpino ) or other include directory paths( if any )

Please refer ./spyglass-1/lint/lint_abstract/spyglass_reports directory for SpyGlass reports, or use SpyGlass GUI to see all FATAL messages.
Checking Rule ViolationLimitReached (Rule 57 of total 166) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_abstract
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/spyglass-1/consolidated_reports/lint_lint_abstract/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/spyglass-1/lint/lint_abstract/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/nitintyagi/pulpino/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:       200 Fatals,    1 Errors,      0 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}current_goal: info: loading goal `lint/lint_rtl' (in progress)
current_goal: info: finished loading goal `lint/lint_rtl' (ok)
Caught Exception in macro usage data. Skipping macro population
