{"Source Block": ["oh/elink/hdl/eclocks.v@76:86@HdlIdDef", "   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@78:88", "   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n   always @ (posedge sys_clk)\n"], ["oh/elink/hdl/eclocks.v@73:83", "   wire        cclk_locked;\n   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n"], ["oh/elink/hdl/eclocks.v@74:84", "   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n"], ["oh/elink/hdl/eclocks.v@69:79", "   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   wire        cclk_locked;\n   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n"], ["oh/elink/hdl/eclocks.v@70:80", "   // RESET STATE MACHINE\n   //###########################\n  \n   wire        cclk_locked;\n   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n"], ["oh/elink/hdl/eclocks.v@75:85", "   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n"], ["oh/elink/hdl/eclocks.v@77:87", "   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n   reg \t       cclk_locked_reg;\n   reg \t       cclk_locked_sync;\n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   //free running counter...\n"], ["oh/elink/hdl/eclocks.v@71:81", "   //###########################\n  \n   wire        cclk_locked;\n   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n"], ["oh/elink/hdl/eclocks.v@72:82", "  \n   wire        cclk_locked;\n   wire        lclk_locked;   \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   reg \t       reset_in;\n   reg \t       reset_sync;\n   reg \t       pll_locked_sync;\n   reg \t       pll_locked;\n   wire        pll_reset;\n   reg [2:0]   reset_state;\n"]], "Diff Content": {"Delete": [[81, "   wire        pll_reset;\n"]], "Add": [[81, "   wire        mmcm_reset;\n"]]}}