#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 13 19:38:57 2021
# Process ID: 11552
# Current directory: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1
# Command line: vivado.exe -log Voltimetro_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voltimetro_toplevel.tcl
# Log file: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/Voltimetro_toplevel.vds
# Journal file: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Voltimetro_toplevel.tcl -notrace
Command: synth_design -top Voltimetro_toplevel -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.578 ; gain = 20.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Voltimetro_toplevel' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk25MHz_gen' of component 'clk_wiz_0' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:118]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'Voltmeter_top' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:39' bound to instance 'inst_voltimetro' of component 'Voltmeter_top' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Voltmeter_top' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:58]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'sigma_delta_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopD_ena' (2#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-3491] module 'ADC' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:38' bound to instance 'ADC_inst' of component 'ADC' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ADC' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:52]
INFO: [Synth 8-3491] module 'Counter_BCD_5_digits' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:34' bound to instance 'Counter_BCD_5_digits_inst' of component 'Counter_BCD_5_digits' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Counter_BCD_5_digits' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:45]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_1' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_inst' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic' (3#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X' (4#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Counter_BCD' (5#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:42]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_2' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:77]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_3' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:88]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_4' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:99]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_5' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Counter_BCD_5_digits' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:45]
INFO: [Synth 8-3491] module 'Counter_33000' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:34' bound to instance 'Counter_33000_inst' of component 'Counter_33000' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Counter_33000' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:41]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter_uptoX' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:34' bound to instance 'Counter_uptoX_inst' of component 'Counter_uptoX' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Counter_uptoX' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:43]
	Parameter N bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized1' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_inst' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Counter_generic__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic__parameterized1' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Counter_uptoX' (7#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'X_generator' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:34' bound to instance 'X_generator_inst' of component 'X_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:72]
INFO: [Synth 8-638] synthesizing module 'X_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:39]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'X_generator' (8#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Counter_33000' (9#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:41]
INFO: [Synth 8-3491] module 'Register_BCD_3' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:34' bound to instance 'Register_BCD_3_inst' of component 'Register_BCD_3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Register_BCD_3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:46]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Register_BCD_3' (10#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'FlipFlopD_ena__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopD_ena__parameterized1' (10#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ADC' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:52]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:34' bound to instance 'VGA_inst' of component 'VGA' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:48]
INFO: [Synth 8-3491] module 'VGA_sync_control' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:34' bound to instance 'VGA_sync_control_inst' of component 'VGA_sync_control' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:95]
INFO: [Synth 8-638] synthesizing module 'VGA_sync_control' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:47]
INFO: [Synth 8-3491] module 'VGA_H_sync' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:34' bound to instance 'VGA_H_sync_inst' of component 'VGA_H_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VGA_H_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:43]
INFO: [Synth 8-3491] module 'VGA_H_counter' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:34' bound to instance 'VGA_H_counter_inst' of component 'VGA_H_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:98]
INFO: [Synth 8-638] synthesizing module 'VGA_H_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:42]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_10b' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Counter_generic__parameterized3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic__parameterized3' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_limit' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized3' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_H_counter' (12#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:42]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'FlipFlopD_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:111]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_inf_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:121]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_sup_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'VGA_H_sync' (13#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:43]
INFO: [Synth 8-3491] module 'VGA_V_sync' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:15' bound to instance 'VGA_V_sync_inst' of component 'VGA_V_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:94]
INFO: [Synth 8-638] synthesizing module 'VGA_V_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:23]
INFO: [Synth 8-3491] module 'VGA_V_counter' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:34' bound to instance 'VGA_V_counter_inst' of component 'VGA_V_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:78]
INFO: [Synth 8-638] synthesizing module 'VGA_V_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:41]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_10b' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:82]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_limit' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'VGA_V_counter' (14#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:41]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'FlipFlopD_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:90]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_inf_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:100]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_sup_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'VGA_V_sync' (15#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:23]
INFO: [Synth 8-3491] module 'Visible_flag_generator' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:34' bound to instance 'Visible_flag_generator_inst' of component 'Visible_flag_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Visible_flag_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Visible_flag_generator' (16#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_sync_control' (17#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:47]
INFO: [Synth 8-3491] module 'VGA_data_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:34' bound to instance 'VGA_data_gen_inst' of component 'VGA_data_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:108]
INFO: [Synth 8-638] synthesizing module 'VGA_data_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_8_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:34' bound to instance 'mux_8_in_inst' of component 'mux_8_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mux_8_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:43]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:34' bound to instance 'mux_ABCD' of component 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:50]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_AB' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_bin_gen' (18#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_CD' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:76]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_output' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mux_4_in' (19#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:34' bound to instance 'mux_EFGH' of component 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:78]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_out' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'mux_8_in' (20#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:43]
INFO: [Synth 8-3491] module 'font_rom' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:34' bound to instance 'font_rom_inst' of component 'font_rom' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:96]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (21#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'VGA_data_gen' (22#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:45]
INFO: [Synth 8-3491] module 'VGA_rgb_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:34' bound to instance 'VGA_rgb_gen_inst' of component 'VGA_rgb_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:119]
INFO: [Synth 8-638] synthesizing module 'VGA_rgb_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:46]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized4' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized4' (22#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_rgb_gen' (23#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'VGA' (24#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Voltmeter_top' (25#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:58]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dac_pwm' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:5' bound to instance 'genUnos' of component 'dac_pwm' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:162]
INFO: [Synth 8-638] synthesizing module 'dac_pwm' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:17]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac_pwm' (26#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Voltimetro_toplevel' (27#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.250 ; gain = 78.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.250 ; gain = 78.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.250 ; gain = 78.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1167.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk25MHz_gen'
Finished Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk25MHz_gen'
Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'jd[3]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:76]
Finished Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Voltimetro_toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1280.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/.Xil/Vivado-11552-DESKTOP-V2V80JQ/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk25MHz_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 155   
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------+-----------------------------------------------------------------+---------------+----------------+
|Module Name         | RTL Object                                                      | Depth x Width | Implemented As | 
+--------------------+-----------------------------------------------------------------+---------------+----------------+
|font_rom            | ROM[0]                                                          | 256x8         | LUT            | 
|Voltimetro_toplevel | inst_voltimetro/VGA_inst/VGA_data_gen_inst/font_rom_inst/ROM[0] | 256x8         | LUT            | 
+--------------------+-----------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1280.004 ; gain = 191.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.367 ; gain = 192.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1282.969 ; gain = 194.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |     8|
|3     |LUT1    |    10|
|4     |LUT2    |    23|
|5     |LUT3    |    46|
|6     |LUT4    |    21|
|7     |LUT5    |    29|
|8     |LUT6    |    57|
|9     |MUXF7   |     1|
|10    |FDRE    |   115|
|11    |IBUF    |     2|
|12    |OBUF    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1288.738 ; gain = 87.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.738 ; gain = 200.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1300.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1304.160 ; gain = 215.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/Voltimetro_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voltimetro_toplevel_utilization_synth.rpt -pb Voltimetro_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 19:39:43 2021...
