(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvsle (bvand bv_4 bv_1) (bvxor #x2c1c0a45  #x104b2a0c )) (and (bvuge bv_4 bv_3) (bvslt #x4d2c3017  #x01cfe3df ))))
(assert (=> (bvugt (bvashr bv_1 bv_3) (bvsmod #xafc80a36  bv_4)) (bvule (bvsrem #x4d1ffff8  bv_4) (bvxor #x4b544b70  #xefdc864b ))))
(assert (bvsge (bvsdiv (bvurem #x860ed23a  bv_0) (bvsub #x8692070f  bv_4)) (bvlshr (bvashr bv_3 #x5afacc3f ) (bvsub bv_3 #xec874258 ))))
(assert (bvsle (bvashr (bvsrem bv_3 bv_4) (bvudiv #x10add242  bv_1)) (bvxor (bvlshr bv_2 bv_0) (bvor bv_1 #x6d488071 ))))
(assert (bvsgt (bvsdiv (bvudiv bv_1 bv_4) (bvsrem #x13e722ea  #x4fc1e4e8 )) (bvsdiv (bvxor bv_4 #xd7bc9631 ) (bvsub bv_2 #xe1c64750 ))))
(check-sat)
(exit)
