#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May 16 11:39:43 2018
# Process ID: 25543
# Current directory: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1
# Command line: vivado -log demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1111.938 ; gain = 180.086 ; free physical = 1181 ; free virtual = 8725
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0' (2#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.406 ; gain = 220.555 ; free physical = 1033 ; free virtual = 8580
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.406 ; gain = 220.555 ; free physical = 1023 ; free virtual = 8576
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1398.859 ; gain = 1.000 ; free physical = 419 ; free virtual = 7990
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 406 ; free virtual = 7976
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 406 ; free virtual = 7976
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 406 ; free virtual = 7976
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 399 ; free virtual = 7969
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1398.859 ; gain = 467.008 ; free physical = 378 ; free virtual = 7950
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:36 . Memory (MB): peak = 1437.859 ; gain = 506.008 ; free physical = 125 ; free virtual = 7674
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:36 . Memory (MB): peak = 1437.859 ; gain = 506.008 ; free physical = 125 ; free virtual = 7673
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:36 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 117 ; free virtual = 7663
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1446.875 ; gain = 515.023 ; free physical = 127 ; free virtual = 7581
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1451.875 ; gain = 420.520 ; free physical = 126 ; free virtual = 7573
