EINVAL,VAR_0
MC_SEQ_SUP_CNTL__RUN_MASK,VAR_1
MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK,VAR_2
MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK,VAR_3
RREG32,FUNC_0
WREG32,FUNC_1
amdgpu_ucode_print_mc_hdr,FUNC_2
le32_to_cpu,FUNC_3
le32_to_cpup,FUNC_4
mmMC_SEQ_IO_DEBUG_DATA,VAR_4
mmMC_SEQ_IO_DEBUG_INDEX,VAR_5
mmMC_SEQ_SUP_CNTL,VAR_6
mmMC_SEQ_SUP_PGM,VAR_7
mmMC_SEQ_TRAIN_WAKEUP_CNTL,VAR_8
udelay,FUNC_5
gmc_v6_0_mc_load_microcode,FUNC_6
adev,VAR_9
new_fw_data,VAR_10
running,VAR_11
new_io_mc_regs,VAR_12
i,VAR_13
regs_size,VAR_14
ucode_size,VAR_15
hdr,VAR_16
