{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748249161177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748249161181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 16:46:01 2025 " "Processing started: Mon May 26 16:46:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748249161181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249161181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_spectrum_analyzer -c audio_spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249161181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748249161726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748249161726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/voltage_meas.v 1 1 " "Found 1 design units, including 1 entities, in source file source/voltage_meas.v" { { "Info" "ISGN_ENTITY_NAME" "1 voltage_meas " "Found entity 1: voltage_meas" {  } { { "source/voltage_meas.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/voltage_meas.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/uart_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/uart_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bus " "Found entity 1: uart_bus" {  } { { "source/uart_bus.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/uart_bus.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/type_system.v 1 1 " "Found 1 design units, including 1 entities, in source file source/type_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 type_system " "Found entity 1: type_system" {  } { { "source/type_system.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/type_system.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "source/tone.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/tone.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "source/signal_generator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/signal_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_scan " "Found entity 1: segment_scan" {  } { { "source/segment_scan.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_led " "Found entity 1: segment_led" {  } { { "source/segment_led.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/segment_led.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rom_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rom_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "source/rom_bb.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/rom_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167663 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "source/rom.v " "Can't analyze file -- file source/rom.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748249167666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "source/pwm.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pwm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/picture_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/picture_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_display " "Found entity 1: picture_display" {  } { { "source/picture_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/picture_display.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_ram " "Found entity 1: pic_ram" {  } { { "source/pic_ram.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pic_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "source/logic_ctrl.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/logic_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write " "Found entity 1: lcd_write" {  } { { "source/lcd_write.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_show_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_show_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_show_pic " "Found entity 1: lcd_show_pic" {  } { { "source/lcd_show_pic.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_show_pic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init " "Found entity 1: lcd_init" {  } { { "source/lcd_init.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_init.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/key_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/key_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_decode " "Found entity 1: key_decode" {  } { { "source/key_decode.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/key_decode.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hdmi.v 2 2 " "Found 2 design units, including 2 entities, in source file source/hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "source/hdmi.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/hdmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167699 ""} { "Info" "ISGN_ENTITY_NAME" "2 TMDS_encoder " "Found entity 2: TMDS_encoder" {  } { { "source/hdmi.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/hdmi.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/game_score.v 1 1 " "Found 1 design units, including 1 entities, in source file source/game_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_score " "Found entity 1: game_score" {  } { { "source/game_score.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/game_score.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/electric_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file source/electric_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 electric_piano " "Found entity 1: electric_piano" {  } { { "source/electric_piano.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/electric_piano.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/eeprom_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/eeprom_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_test " "Found entity 1: eeprom_test" {  } { { "source/eeprom_test.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/eeprom_test.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/display_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/display_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctl " "Found entity 1: display_ctl" {  } { { "source/display_ctl.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/display_ctl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "source/decoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file source/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "source/debounce.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "source/dds.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/dds.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dac081s101_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dac081s101_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac081s101_driver " "Found entity 1: dac081s101_driver" {  } { { "source/dac081s101_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/dac081s101_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "source/counter.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "source/control.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "source/calculate.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/calculate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "source/bin_to_bcd.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file source/beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeper " "Found entity 1: beeper" {  } { { "source/beeper.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/beeper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/baud.v 1 1 " "Found 1 design units, including 1 entities, in source file source/baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud " "Found entity 1: baud" {  } { { "source/baud.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/baud.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack at24_driver.v(41) " "Verilog HDL Declaration information at at24_driver.v(41): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "source/at24_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748249167757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/at24_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/at24_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 at24_driver " "Found entity 1: at24_driver" {  } { { "source/at24_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file source/array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 array_keyboard " "Found entity 1: array_keyboard" {  } { { "source/array_keyboard.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/array_keyboard.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_encoder " "Found entity 1: amp_encoder" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_decoder " "Found entity 1: amp_decoder" {  } { { "source/amp_decoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_adjust " "Found entity 1: amp_adjust" {  } { { "source/amp_adjust.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_adjust.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack adxl345_driver.v(43) " "Verilog HDL Declaration information at adxl345_driver.v(43): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "source/adxl345_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/adxl345_driver.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748249167780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adxl345_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adxl345_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adxl345_driver " "Found entity 1: adxl345_driver" {  } { { "source/adxl345_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/adxl345_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc081s101_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adc081s101_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc081s101_driver " "Found entity 1: adc081s101_driver" {  } { { "source/adc081s101_driver.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/adc081s101_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/accelerometer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/accelerometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer " "Found entity 1: accelerometer" {  } { { "source/accelerometer.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/accelerometer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/music_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/music_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_controller " "Found entity 1: music_controller" {  } { { "source/music_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/music_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fft_512.v 1 1 " "Found 1 design units, including 1 entities, in source file source/fft_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_512 " "Found entity 1: fft_512" {  } { { "source/fft_512.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/fft_512.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spectrum_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spectrum_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 spectrum_display " "Found entity 1: spectrum_display" {  } { { "source/spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/spectrum_display.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/db_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/db_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 db_calculator " "Found entity 1: db_calculator" {  } { { "source/db_calculator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/db_calculator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mode_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mode_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_controller " "Found entity 1: mode_controller" {  } { { "source/mode_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/mode_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_48KHZ cnt_48khz audio_simulator.v(14) " "Verilog HDL Declaration information at audio_simulator.v(14): object \"CNT_48KHZ\" differs only in case from object \"cnt_48khz\" in the same scope" {  } { { "source/audio_simulator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/audio_simulator.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748249167839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/audio_simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/audio_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_simulator " "Found entity 1: audio_simulator" {  } { { "source/audio_simulator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/audio_simulator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "light_effects.v(69) " "Verilog HDL information at light_effects.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "source/light_effects.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/light_effects.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748249167843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/light_effects.v 1 1 " "Found 1 design units, including 1 entities, in source file source/light_effects.v" { { "Info" "ISGN_ENTITY_NAME" "1 light_effects " "Found entity 1: light_effects" {  } { { "source/light_effects.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/light_effects.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_recorder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/data_recorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_recorder " "Found entity 1: data_recorder" {  } { { "source/data_recorder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/data_recorder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/at24_driver_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file source/at24_driver_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 at24_driver_rw " "Found entity 1: at24_driver_rw" {  } { { "source/at24_driver_rw.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver_rw.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167855 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_spectrum_display.v(74) " "Verilog HDL information at lcd_spectrum_display.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "source/lcd_spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_spectrum_display.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748249167857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_spectrum_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_spectrum_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_spectrum_display " "Found entity 1: lcd_spectrum_display" {  } { { "source/lcd_spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_spectrum_display.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "source/pll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249167865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249167865 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lcd_init lcd_init.v(44) " "Verilog HDL Parameter Declaration warning at lcd_init.v(44): Parameter Declaration in module \"lcd_init\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "source/lcd_init.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_init.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748249167867 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lcd_init lcd_init.v(53) " "Verilog HDL Parameter Declaration warning at lcd_init.v(53): Parameter Declaration in module \"lcd_init\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "source/lcd_init.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_init.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748249167868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748249167939 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMDSp top_module.v(38) " "Output port \"TMDSp\" at top_module.v(38) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMDSn top_module.v(39) " "Output port \"TMDSn\" at top_module.v(39) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_sync top_module.v(17) " "Output port \"dac_sync\" at top_module.v(17) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_clk top_module.v(18) " "Output port \"dac_clk\" at top_module.v(18) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_dat top_module.v(19) " "Output port \"dac_dat\" at top_module.v(19) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMDSp_clock top_module.v(40) " "Output port \"TMDSp_clock\" at top_module.v(40) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMDSn_clock top_module.v(41) " "Output port \"TMDSn_clock\" at top_module.v(41) has no driver" {  } { { "source/top_module.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748249167942 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "source/top_module.v" "pll_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249167948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "source/pll.v" "altpll_component" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249167997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "source/pll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748249168006 ""}  } { { "source/pll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748249168006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748249168045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249168045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc081s101_driver adc081s101_driver:adc_inst " "Elaborating entity \"adc081s101_driver\" for hierarchy \"adc081s101_driver:adc_inst\"" {  } { { "source/top_module.v" "adc_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_simulator audio_simulator:sim_inst " "Elaborating entity \"audio_simulator\" for hierarchy \"audio_simulator:sim_inst\"" {  } { { "source/top_module.v" "sim_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_simulator.v(57) " "Verilog HDL assignment warning at audio_simulator.v(57): truncated value with size 32 to match size of target (8)" {  } { { "source/audio_simulator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/audio_simulator.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748249168067 "|top_module|audio_simulator:sim_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_simulator.v(59) " "Verilog HDL assignment warning at audio_simulator.v(59): truncated value with size 32 to match size of target (8)" {  } { { "source/audio_simulator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/audio_simulator.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748249168067 "|top_module|audio_simulator:sim_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_512 fft_512:fft_inst " "Elaborating entity \"fft_512\" for hierarchy \"fft_512:fft_inst\"" {  } { { "source/top_module.v" "fft_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cos_table fft_512.v(41) " "Verilog HDL or VHDL warning at fft_512.v(41): object \"cos_table\" assigned a value but never read" {  } { { "source/fft_512.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/fft_512.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748249168145 "|top_module|fft_512:fft_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin_table fft_512.v(42) " "Verilog HDL or VHDL warning at fft_512.v(42): object \"sin_table\" assigned a value but never read" {  } { { "source/fft_512.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/fft_512.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748249168145 "|top_module|fft_512:fft_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fft_512.v(162) " "Verilog HDL Case Statement information at fft_512.v(162): all case item expressions in this case statement are onehot" {  } { { "source/fft_512.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/fft_512.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748249168145 "|top_module|fft_512:fft_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spectrum_display spectrum_display:spectrum_inst " "Elaborating entity \"spectrum_display\" for hierarchy \"spectrum_display:spectrum_inst\"" {  } { { "source/top_module.v" "spectrum_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "db_calculator db_calculator:db_inst " "Elaborating entity \"db_calculator\" for hierarchy \"db_calculator:db_inst\"" {  } { { "source/top_module.v" "db_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168154 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "log_lut.data_a 0 db_calculator.v(23) " "Net \"log_lut.data_a\" at db_calculator.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/db_calculator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/db_calculator.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748249168154 "|top_module|db_calculator:db_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "log_lut.waddr_a 0 db_calculator.v(23) " "Net \"log_lut.waddr_a\" at db_calculator.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/db_calculator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/db_calculator.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748249168154 "|top_module|db_calculator:db_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "log_lut.we_a 0 db_calculator.v(23) " "Net \"log_lut.we_a\" at db_calculator.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/db_calculator.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/db_calculator.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748249168154 "|top_module|db_calculator:db_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_keyboard array_keyboard:keyboard_inst " "Elaborating entity \"array_keyboard\" for hierarchy \"array_keyboard:keyboard_inst\"" {  } { { "source/top_module.v" "keyboard_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_controller mode_controller:mode_inst " "Elaborating entity \"mode_controller\" for hierarchy \"mode_controller:mode_inst\"" {  } { { "source/top_module.v" "mode_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168159 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mode_controller.v(63) " "Verilog HDL Case Statement information at mode_controller.v(63): all case item expressions in this case statement are onehot" {  } { { "source/mode_controller.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/mode_controller.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748249168160 "|top_module|mode_controller:mode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_encoder mode_controller:mode_inst\|amp_encoder:encoder_inst " "Elaborating entity \"amp_encoder\" for hierarchy \"mode_controller:mode_inst\|amp_encoder:encoder_inst\"" {  } { { "source/mode_controller.v" "encoder_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/mode_controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state amp_encoder.v(64) " "Verilog HDL Always Construct warning at amp_encoder.v(64): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state amp_encoder.v(60) " "Verilog HDL Always Construct warning at amp_encoder.v(60): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state amp_encoder.v(82) " "Verilog HDL Always Construct warning at amp_encoder.v(82): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state amp_encoder.v(78) " "Verilog HDL Always Construct warning at amp_encoder.v(78): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state amp_encoder.v(78) " "Inferred latch for \"B_state\" at amp_encoder.v(78)" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state amp_encoder.v(60) " "Inferred latch for \"A_state\" at amp_encoder.v(60)" {  } { { "source/amp_encoder.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/amp_encoder.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249168162 "|top_module|mode_controller:mode_inst|amp_encoder:encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce mode_controller:mode_inst\|debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"mode_controller:mode_inst\|debounce:debounce_inst\"" {  } { { "source/mode_controller.v" "debounce_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/mode_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_effects light_effects:light_inst " "Elaborating entity \"light_effects\" for hierarchy \"light_effects:light_inst\"" {  } { { "source/top_module.v" "light_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 light_effects.v(90) " "Verilog HDL assignment warning at light_effects.v(90): truncated value with size 32 to match size of target (8)" {  } { { "source/light_effects.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/light_effects.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748249168168 "|top_module|light_effects:light_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 light_effects.v(99) " "Verilog HDL assignment warning at light_effects.v(99): truncated value with size 32 to match size of target (8)" {  } { { "source/light_effects.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/light_effects.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748249168168 "|top_module|light_effects:light_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_spectrum_display lcd_spectrum_display:lcd_display_inst " "Elaborating entity \"lcd_spectrum_display\" for hierarchy \"lcd_spectrum_display:lcd_display_inst\"" {  } { { "source/top_module.v" "lcd_display_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168170 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lcd_init_done lcd_spectrum_display.v(38) " "Verilog HDL warning at lcd_spectrum_display.v(38): object lcd_init_done used but never assigned" {  } { { "source/lcd_spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_spectrum_display.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1748249168171 "|top_module|lcd_spectrum_display:lcd_display_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_init_done 0 lcd_spectrum_display.v(38) " "Net \"lcd_init_done\" at lcd_spectrum_display.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "source/lcd_spectrum_display.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_spectrum_display.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748249168171 "|top_module|lcd_spectrum_display:lcd_display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write lcd_spectrum_display:lcd_display_inst\|lcd_write:lcd_write_inst " "Elaborating entity \"lcd_write\" for hierarchy \"lcd_spectrum_display:lcd_display_inst\|lcd_write:lcd_write_inst\"" {  } { { "source/lcd_spectrum_display.v" "lcd_write_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/lcd_spectrum_display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_recorder data_recorder:recorder_inst " "Elaborating entity \"data_recorder\" for hierarchy \"data_recorder:recorder_inst\"" {  } { { "source/top_module.v" "recorder_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "at24_driver_rw data_recorder:recorder_inst\|at24_driver_rw:at24_inst " "Elaborating entity \"at24_driver_rw\" for hierarchy \"data_recorder:recorder_inst\|at24_driver_rw:at24_inst\"" {  } { { "source/data_recorder.v" "at24_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/data_recorder.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg at24_driver_rw.v(27) " "Verilog HDL or VHDL warning at at24_driver_rw.v(27): object \"addr_reg\" assigned a value but never read" {  } { { "source/at24_driver_rw.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver_rw.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748249168201 "|top_module|data_recorder:recorder_inst|at24_driver_rw:at24_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg at24_driver_rw.v(28) " "Verilog HDL or VHDL warning at at24_driver_rw.v(28): object \"data_reg\" assigned a value but never read" {  } { { "source/at24_driver_rw.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver_rw.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748249168201 "|top_module|data_recorder:recorder_inst|at24_driver_rw:at24_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_type at24_driver_rw.v(29) " "Verilog HDL or VHDL warning at at24_driver_rw.v(29): object \"op_type\" assigned a value but never read" {  } { { "source/at24_driver_rw.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver_rw.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748249168201 "|top_module|data_recorder:recorder_inst|at24_driver_rw:at24_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "at24_driver data_recorder:recorder_inst\|at24_driver_rw:at24_inst\|at24_driver:at24_core " "Elaborating entity \"at24_driver\" for hierarchy \"data_recorder:recorder_inst\|at24_driver_rw:at24_inst\|at24_driver:at24_core\"" {  } { { "source/at24_driver_rw.v" "at24_core" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/at24_driver_rw.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:bcd_inst " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:bcd_inst\"" {  } { { "source/top_module.v" "bcd_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_scan segment_scan:seg_inst " "Elaborating entity \"segment_scan\" for hierarchy \"segment_scan:seg_inst\"" {  } { { "source/top_module.v" "seg_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper beeper:beeper_inst " "Elaborating entity \"beeper\" for hierarchy \"beeper:beeper_inst\"" {  } { { "source/top_module.v" "beeper_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone beeper:beeper_inst\|tone:u1 " "Elaborating entity \"tone\" for hierarchy \"beeper:beeper_inst\|tone:u1\"" {  } { { "source/beeper.v" "u1" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/beeper.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168215 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tone.v(29) " "Verilog HDL Case Statement information at tone.v(29): all case item expressions in this case statement are onehot" {  } { { "source/tone.v" "" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/tone.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748249168216 "|top_module|beeper:beeper_inst|tone:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm beeper:beeper_inst\|pwm:u2 " "Elaborating entity \"pwm\" for hierarchy \"beeper:beeper_inst\|pwm:u2\"" {  } { { "source/beeper.v" "u2" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/beeper.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168217 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c1 pll_inst " "Port \"c1\" does not exist in macrofunction \"pll_inst\"" {  } { { "source/top_module.v" "pll_inst" { Text "D:/Quartus_Project/audio_spectrum_analyzer3/source/top_module.v" 85 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748249168668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748249168671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/audio_spectrum_analyzer3/output_files/audio_spectrum_analyzer.map.smsg " "Generated suppressed messages file D:/Quartus_Project/audio_spectrum_analyzer3/output_files/audio_spectrum_analyzer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249168741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748249168827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 26 16:46:08 2025 " "Processing ended: Mon May 26 16:46:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748249168827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748249168827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748249168827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249168827 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748249169465 ""}
