INFO-FLOW: Workspace /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Sun Oct 26 17:54:01 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.16 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.67 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.83 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 15.17 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 25.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 24.81 seconds. CPU system time: 1.12 seconds. Elapsed time: 25.89 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.148 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.37 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.91 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.7 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 13.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 9.44 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 10.17 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.95 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.59 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 37.49 seconds. CPU system time: 2.73 seconds. Elapsed time: 41.96 seconds; current allocated memory: 761.254 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 5.08 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.09 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.7 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.7 sec.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.37 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.37 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 434.69 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'f32_expf(float)' (./bf16_accl.h:269:12)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:440:44)
INFO: [HLS 214-291] Loop 'silu_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:435:9)
INFO: [HLS 214-186] Unrolling loop 'add_inner' (activation_accelerator.cpp:696:9) in function 'float_add2<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:688:0)
INFO: [HLS 214-186] Unrolling loop 'multiply_inner' (activation_accelerator.cpp:975:9) in function 'float_Multiply2<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:967:0)
INFO: [HLS 214-186] Unrolling loop 'silu_inner' (activation_accelerator.cpp:435:9) in function 'float_silu2' completely with a factor of 32 (activation_accelerator.cpp:426:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_rms_norm3' (activation_accelerator.cpp:573:9) in function 'float_rms_norm3' completely with a factor of 64 (activation_accelerator.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'rms_calculate_loop_rms_norm3' (activation_accelerator.cpp:563:5) in function 'float_rms_norm3' completely with a factor of 64 (activation_accelerator.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'init_y_sum_and_rms_sq' (activation_accelerator.cpp:554:5) in function 'float_rms_norm3' completely with a factor of 64 (activation_accelerator.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_layer_norm3' (activation_accelerator.cpp:644:9) in function 'float_layer_norm3' completely with a factor of 64 (activation_accelerator.cpp:587:0)
INFO: [HLS 214-186] Unrolling loop 'std_blocks_layer_norm3' (activation_accelerator.cpp:635:5) in function 'float_layer_norm3' completely with a factor of 64 (activation_accelerator.cpp:587:0)
INFO: [HLS 214-186] Unrolling loop 'mean_blocks2_layer_norm3' (activation_accelerator.cpp:627:5) in function 'float_layer_norm3' completely with a factor of 64 (activation_accelerator.cpp:587:0)
INFO: [HLS 214-186] Unrolling loop 'mean_inner_layer_norm3' (activation_accelerator.cpp:620:9) in function 'float_layer_norm3' completely with a factor of 64 (activation_accelerator.cpp:587:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_layernorm' (activation_accelerator.cpp:607:5) in function 'float_layer_norm3' completely with a factor of 64 (activation_accelerator.cpp:587:0)
INFO: [HLS 214-186] Unrolling loop 'sum_square2' (./bf16_accl.h:378:5) in function 'square' completely with a factor of 64 (./bf16_accl.h:362:0)
INFO: [HLS 214-186] Unrolling loop 'sum_inner_square' (./bf16_accl.h:371:9) in function 'square' completely with a factor of 64 (./bf16_accl.h:362:0)
INFO: [HLS 214-186] Unrolling loop 'lane_loop' (activation_accelerator.cpp:922:9) in function 'row_norm_store_hls<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:910:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:895:9) in function 'row_exp_bucket_sum<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:875:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial' (activation_accelerator.cpp:880:5) in function 'row_exp_bucket_sum<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:875:0)
INFO: [HLS 214-186] Unrolling loop 'lane_reduce' (activation_accelerator.cpp:864:9) in function 'row_max_hls<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:848:0)
INFO: [HLS 214-186] Unrolling loop 'init_lane_max' (activation_accelerator.cpp:853:5) in function 'row_max_hls<64, 768>' completely with a factor of 64 (activation_accelerator.cpp:848:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1020:0)
INFO: [HLS 214-248] Applying array_partition to 'exp_buf': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:941:8)
INFO: [HLS 214-248] Applying array_partition to 'max_row': Complete partitioning on dimension 1. (activation_accelerator.cpp:946:8)
INFO: [HLS 214-248] Applying array_partition to 'sum_row': Complete partitioning on dimension 1. (activation_accelerator.cpp:949:8)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq': Complete partitioning on dimension 1. (activation_accelerator.cpp:596:11)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq': Complete partitioning on dimension 1. (activation_accelerator.cpp:544:11)
INFO: [HLS 214-248] Applying array_partition to 'x': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1021:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:1021:22)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:1039:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1039:9)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load1'(activation_accelerator.cpp:1043:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1043:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:1122:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1122:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 440.09 seconds. CPU system time: 2.45 seconds. Elapsed time: 442.86 seconds; current allocated memory: 761.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.785 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 5.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.6 seconds; current allocated memory: 831.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'float_layer_norm3' (activation_accelerator.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'float_rms_norm3' (activation_accelerator.cpp:565) automatically.
Command           transform done; 4.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.62 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.73 seconds; current allocated memory: 921.012 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'sum_square' (./bf16_accl.h:368) in function 'square' automatically.
INFO: [XFORM 203-510] Pipelining loop 'step_loop' (activation_accelerator.cpp:919) in function 'row_norm_store_hls<64, 768>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'step_loop' (activation_accelerator.cpp:860) in function 'row_max_hls<64, 768>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'exp_and_bucket' (activation_accelerator.cpp:890) in function 'row_exp_bucket_sum<64, 768>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'normalize_blocks_rms_norm3' (activation_accelerator.cpp:570) in function 'float_rms_norm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mean_blocks_layer_norm3' (activation_accelerator.cpp:618) in function 'float_layer_norm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'normalize_blocks_layer_norm3' (activation_accelerator.cpp:642) in function 'float_layer_norm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'multiply_blocks' (activation_accelerator.cpp:972) in function 'float_Multiply2<64, 768>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (./bf16_accl.h:49) in function 'bf16_to_float' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:1039) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load1' (activation_accelerator.cpp:1043) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:1122) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'float_layer_norm3' (activation_accelerator.cpp:637) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'float_rms_norm3' (activation_accelerator.cpp:565) automatically.
Command           transform done; 34.88 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bf16_accl.h:57:9) to (./bf16_accl.h:108:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
Command           transform done; 4.54 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 39.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 39.43 seconds; current allocated memory: 1008.531 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:929:25)
INFO: [HLS 200-472] Inferring partial write operation for 'exp_buf_0' (activation_accelerator.cpp:899:26)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:445:24)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:577:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:648:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:703:22)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:982:22)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (./bf16_accl.h:51:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:1040:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1' (activation_accelerator.cpp:1044:21)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:1116:10)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.63' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.62' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.61' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.60' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.59' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.58' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.57' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.56' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.55' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.54' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.53' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.52' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.51' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.50' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.49' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.48' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.47' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.46' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.45' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.44' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.43' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.42' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.41' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.40' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.39' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.38' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.37' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.36' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.35' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.34' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.33' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.32' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.31' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.30' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.29' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.28' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.27' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.26' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.25' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.24' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.23' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.22' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.21' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.20' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.19' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.18' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.17' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.16' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.15' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.14' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.13' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.12' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.11' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.10' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.9' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.8' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.7' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.6' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.5' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.4' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.3' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.2' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.1' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_63' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_62' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_61' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_60' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_59' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_58' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_57' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_56' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_55' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_54' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_53' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_52' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_51' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_50' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_49' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_48' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_47' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_46' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_45' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_44' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_43' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_42' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_41' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_40' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_39' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_38' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_37' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_36' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_35' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_34' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_33' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_32' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_31' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_30' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_29' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_28' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_27' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_26' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_25' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_24' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_23' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_22' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_21' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_20' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_19' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_18' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_17' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_16' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_15' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_14' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_13' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_12' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_11' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_10' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_9' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_8' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_7' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_6' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_5' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_4' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_3' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_2' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_1' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.63' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.62' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.61' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.60' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.59' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.58' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.57' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.56' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.55' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.54' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.53' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.52' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.51' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.50' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.49' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.48' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.47' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.46' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.45' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.44' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.43' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.42' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.41' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.40' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.39' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.38' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.37' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.36' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.35' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.34' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.33' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.32' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.31' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.30' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.29' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.28' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.27' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.26' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.25' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.24' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.23' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.22' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.21' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.20' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.19' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.18' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.17' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.16' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.15' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.14' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.13' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.12' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.11' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.10' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.9' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.8' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.7' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.6' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.5' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.4' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.3' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.2' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.1' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.63' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.62' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.61' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.60' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.59' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.58' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.57' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.56' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.55' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.54' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.53' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.52' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.51' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.50' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.49' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.48' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.47' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.46' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.45' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.44' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.43' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.42' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.41' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.40' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.39' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.38' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.37' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.36' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.35' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.34' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.33' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.32' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.31' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.30' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.29' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.28' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.27' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.26' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.25' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.24' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.23' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.22' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.21' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.20' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.19' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.18' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.17' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.16' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.15' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.14' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.13' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.12' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.11' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.10' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.9' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.8' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.7' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.6' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.5' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.4' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.3' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.2' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.1' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.63' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.62' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.61' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.60' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.59' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.58' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.57' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.56' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.55' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.54' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.53' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.52' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.51' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.50' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.49' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.48' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.47' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.46' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.45' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.44' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.43' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.42' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.41' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.40' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.39' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.38' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.37' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.36' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.35' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.34' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.33' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.32' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.31' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.30' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.29' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.28' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.27' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.26' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.25' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.24' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.23' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.22' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.21' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.20' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.19' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.18' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.17' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.16' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.15' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.14' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.13' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.12' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.11' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.10' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.9' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.8' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.7' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.6' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.5' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.4' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.3' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.2' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf.1' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_buf' (activation_accelerator.cpp:941).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:544).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_63' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_62' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_61' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_60' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_59' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_58' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_57' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_56' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_55' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_54' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_53' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_52' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_51' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_50' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_49' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_48' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_47' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_46' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_45' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_44' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_43' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_42' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_41' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_40' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_39' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_38' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_37' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_36' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_35' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_34' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_33' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_32' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_31' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_30' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_29' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_28' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_27' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_26' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_25' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_24' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_23' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_22' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_21' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_20' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_19' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_18' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_17' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_16' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_15' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_14' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_13' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_12' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_11' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_10' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_9' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_8' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_7' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_6' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_5' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_4' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_3' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_2' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq_1' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:596).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.63' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.62' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.61' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.60' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.59' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.58' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.57' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.56' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.55' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.54' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.53' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.52' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.51' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.50' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.49' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.48' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.47' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.46' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.45' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.44' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.43' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.42' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.41' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.40' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.39' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.38' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.37' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.36' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.35' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.34' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.33' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.32' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.31' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.30' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.29' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.28' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.27' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.26' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.25' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.24' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.23' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.22' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.21' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.20' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.19' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.18' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.17' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.16' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.15' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.14' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.13' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.12' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.11' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.10' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.9' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.8' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.7' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.6' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.5' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.4' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.3' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.2' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.1' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.63' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.62' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.61' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.60' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.59' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.58' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.57' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.56' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.55' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.54' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.53' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.52' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.51' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.50' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.49' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.48' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.47' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.46' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.45' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.44' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.43' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.42' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.41' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.40' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.39' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.38' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.37' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.36' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.35' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.34' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.33' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.32' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.31' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.30' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.29' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.28' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.27' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.26' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.25' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.24' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.23' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.22' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.21' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.20' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.19' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.18' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.17' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.16' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.15' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.14' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.13' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.12' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.11' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.10' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.9' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.8' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.7' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.6' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.5' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.4' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.3' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.2' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x.1' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'x' (activation_accelerator.cpp:1021).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
Command           transform done; 36.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33.95 seconds. CPU system time: 0.76 seconds. Elapsed time: 36.26 seconds; current allocated memory: 1.354 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 86.04 sec.
Command       elaborate done; 570.86 sec.
Execute       ap_eval exec zip -j /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.27 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
WARNING: [SYN 201-103] Legalizing function name 'float_add2<64, 768>' to 'float_add2_64_768_s'.
WARNING: [SYN 201-103] Legalizing function name 'float_Multiply2<64, 768>' to 'float_Multiply2_64_768_s'.
WARNING: [SYN 201-103] Legalizing function name 'row_max_hls<64, 768>' to 'row_max_hls_64_768_s'.
WARNING: [SYN 201-103] Legalizing function name 'row_exp_bucket_sum<64, 768>' to 'row_exp_bucket_sum_64_768_s'.
WARNING: [SYN 201-103] Legalizing function name 'row_norm_store_hls<64, 768>_Pipeline_step_loop' to 'row_norm_store_hls_64_768_Pipeline_step_loop'.
WARNING: [SYN 201-103] Legalizing function name 'row_norm_store_hls<64, 768>' to 'row_norm_store_hls_64_768_s'.
WARNING: [SYN 201-103] Legalizing function name 'float_safe_softmax3<64, 768>' to 'float_safe_softmax3_64_768_s'.
Command         ap_set_top_model done; 0.14 sec.
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load0 
Execute         preproc_iomode -model float_safe_softmax3<64, 768> 
Execute         preproc_iomode -model row_norm_store_hls<64, 768> 
Execute         preproc_iomode -model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         preproc_iomode -model row_exp_bucket_sum<64, 768> 
Execute         preproc_iomode -model f32_expf 
Execute         preproc_iomode -model row_max_hls<64, 768> 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model float_layer_norm3 
Execute         preproc_iomode -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         preproc_iomode -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         preproc_iomode -model float_rms_norm3 
Execute         preproc_iomode -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         preproc_iomode -model square 
Execute         preproc_iomode -model square_Pipeline_sum_square 
Execute         preproc_iomode -model float_silu2 
Execute         preproc_iomode -model float_Multiply2<64, 768> 
Execute         preproc_iomode -model float_add2<64, 768> 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         preproc_iomode -model f32_add 
Execute         preproc_iomode -model bf16_to_float 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee {float_add2<64, 768>} {float_Multiply2<64, 768>} float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf {row_max_hls<64, 768>} f32_expf {row_exp_bucket_sum<64, 768>} {row_norm_store_hls<64, 768>_Pipeline_step_loop} {row_norm_store_hls<64, 768>} {float_safe_softmax3<64, 768>} activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_1114_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
INFO-FLOW: Configuring Module : bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         apply_spec_resource_limit bf16_to_float 
INFO-FLOW: Configuring Module : f32_add ...
Execute         set_default_model f32_add 
Execute         apply_spec_resource_limit f32_add 
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : float_add2<64, 768> ...
Execute         set_default_model float_add2<64, 768> 
Execute         apply_spec_resource_limit float_add2<64, 768> 
INFO-FLOW: Configuring Module : float_Multiply2<64, 768> ...
Execute         set_default_model float_Multiply2<64, 768> 
Execute         apply_spec_resource_limit float_Multiply2<64, 768> 
INFO-FLOW: Configuring Module : float_silu2 ...
Execute         set_default_model float_silu2 
Execute         apply_spec_resource_limit float_silu2 
INFO-FLOW: Configuring Module : square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         apply_spec_resource_limit square_Pipeline_sum_square 
INFO-FLOW: Configuring Module : square ...
Execute         set_default_model square 
Execute         apply_spec_resource_limit square 
INFO-FLOW: Configuring Module : float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         apply_spec_resource_limit float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Configuring Module : float_rms_norm3 ...
Execute         set_default_model float_rms_norm3 
Execute         apply_spec_resource_limit float_rms_norm3 
INFO-FLOW: Configuring Module : float_layer_norm3_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         apply_spec_resource_limit float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Configuring Module : float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         apply_spec_resource_limit float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
INFO-FLOW: Configuring Module : float_layer_norm3 ...
Execute         set_default_model float_layer_norm3 
Execute         apply_spec_resource_limit float_layer_norm3 
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : row_max_hls<64, 768> ...
Execute         set_default_model row_max_hls<64, 768> 
Execute         apply_spec_resource_limit row_max_hls<64, 768> 
INFO-FLOW: Configuring Module : f32_expf ...
Execute         set_default_model f32_expf 
Execute         apply_spec_resource_limit f32_expf 
INFO-FLOW: Configuring Module : row_exp_bucket_sum<64, 768> ...
Execute         set_default_model row_exp_bucket_sum<64, 768> 
Execute         apply_spec_resource_limit row_exp_bucket_sum<64, 768> 
INFO-FLOW: Configuring Module : row_norm_store_hls<64, 768>_Pipeline_step_loop ...
Execute         set_default_model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         apply_spec_resource_limit row_norm_store_hls<64, 768>_Pipeline_step_loop 
INFO-FLOW: Configuring Module : row_norm_store_hls<64, 768> ...
Execute         set_default_model row_norm_store_hls<64, 768> 
Execute         apply_spec_resource_limit row_norm_store_hls<64, 768> 
INFO-FLOW: Configuring Module : float_safe_softmax3<64, 768> ...
Execute         set_default_model float_safe_softmax3<64, 768> 
Execute         apply_spec_resource_limit float_safe_softmax3<64, 768> 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee {float_add2<64, 768>} {float_Multiply2<64, 768>} float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf {row_max_hls<64, 768>} f32_expf {row_exp_bucket_sum<64, 768>} {row_norm_store_hls<64, 768>_Pipeline_step_loop} {row_norm_store_hls<64, 768>} {float_safe_softmax3<64, 768>} activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_1114_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
INFO-FLOW: Preprocessing Module: bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         cdfg_preprocess -model bf16_to_float 
Execute         rtl_gen_preprocess bf16_to_float 
INFO-FLOW: Preprocessing Module: f32_add ...
Execute         set_default_model f32_add 
Execute         cdfg_preprocess -model f32_add 
Execute         rtl_gen_preprocess f32_add 
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: float_add2<64, 768> ...
Execute         set_default_model float_add2<64, 768> 
Execute         cdfg_preprocess -model float_add2<64, 768> 
Execute         rtl_gen_preprocess float_add2<64, 768> 
INFO-FLOW: Preprocessing Module: float_Multiply2<64, 768> ...
Execute         set_default_model float_Multiply2<64, 768> 
Execute         cdfg_preprocess -model float_Multiply2<64, 768> 
Execute         rtl_gen_preprocess float_Multiply2<64, 768> 
INFO-FLOW: Preprocessing Module: float_silu2 ...
Execute         set_default_model float_silu2 
Execute         cdfg_preprocess -model float_silu2 
Command         cdfg_preprocess done; 3.12 sec.
Execute         rtl_gen_preprocess float_silu2 
INFO-FLOW: Preprocessing Module: square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         cdfg_preprocess -model square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
INFO-FLOW: Preprocessing Module: square ...
Execute         set_default_model square 
Execute         cdfg_preprocess -model square 
Execute         rtl_gen_preprocess square 
INFO-FLOW: Preprocessing Module: float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         cdfg_preprocess -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Preprocessing Module: float_rms_norm3 ...
Execute         set_default_model float_rms_norm3 
Execute         cdfg_preprocess -model float_rms_norm3 
Execute         rtl_gen_preprocess float_rms_norm3 
INFO-FLOW: Preprocessing Module: float_layer_norm3_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         cdfg_preprocess -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         cdfg_preprocess -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: float_layer_norm3 ...
Execute         set_default_model float_layer_norm3 
Execute         cdfg_preprocess -model float_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: row_max_hls<64, 768> ...
Execute         set_default_model row_max_hls<64, 768> 
Execute         cdfg_preprocess -model row_max_hls<64, 768> 
Execute         rtl_gen_preprocess row_max_hls<64, 768> 
INFO-FLOW: Preprocessing Module: f32_expf ...
Execute         set_default_model f32_expf 
Execute         cdfg_preprocess -model f32_expf 
Execute         rtl_gen_preprocess f32_expf 
INFO-FLOW: Preprocessing Module: row_exp_bucket_sum<64, 768> ...
Execute         set_default_model row_exp_bucket_sum<64, 768> 
Execute         cdfg_preprocess -model row_exp_bucket_sum<64, 768> 
Execute         rtl_gen_preprocess row_exp_bucket_sum<64, 768> 
INFO-FLOW: Preprocessing Module: row_norm_store_hls<64, 768>_Pipeline_step_loop ...
Execute         set_default_model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         cdfg_preprocess -model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         rtl_gen_preprocess row_norm_store_hls<64, 768>_Pipeline_step_loop 
INFO-FLOW: Preprocessing Module: row_norm_store_hls<64, 768> ...
Execute         set_default_model row_norm_store_hls<64, 768> 
Execute         cdfg_preprocess -model row_norm_store_hls<64, 768> 
Execute         rtl_gen_preprocess row_norm_store_hls<64, 768> 
INFO-FLOW: Preprocessing Module: float_safe_softmax3<64, 768> ...
Execute         set_default_model float_safe_softmax3<64, 768> 
Execute         cdfg_preprocess -model float_safe_softmax3<64, 768> 
Execute         rtl_gen_preprocess float_safe_softmax3<64, 768> 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee {float_add2<64, 768>} {float_Multiply2<64, 768>} float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf {row_max_hls<64, 768>} f32_expf {row_exp_bucket_sum<64, 768>} {row_norm_store_hls<64, 768>_Pipeline_step_loop} {row_norm_store_hls<64, 768>} {float_safe_softmax3<64, 768>} activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.1 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.26 seconds; current allocated memory: 1.369 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.369 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1114_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1114_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_1114_1.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_1114_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16_to_float 
Execute         schedule -model bf16_to_float 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.373 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.sched.adb -f 
INFO-FLOW: Finish scheduling bf16_to_float.
Execute         set_default_model bf16_to_float 
Execute         bind -model bf16_to_float 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.373 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.bind.adb -f 
INFO-FLOW: Finish binding bf16_to_float.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f32_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model f32_add 
Execute         schedule -model f32_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'f32_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'f32_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.374 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.sched.adb -f 
INFO-FLOW: Finish scheduling f32_add.
Execute         set_default_model f32_add 
Execute         bind -model f32_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.374 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.bind.adb -f 
INFO-FLOW: Finish binding f32_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.374 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.374 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_add2_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_add2<64, 768> 
Execute         schedule -model float_add2<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.03 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.377 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling float_add2<64, 768>.
Execute         set_default_model float_add2<64, 768> 
Execute         bind -model float_add2<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.379 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.43 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding float_add2<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_Multiply2_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_Multiply2<64, 768> 
Execute         schedule -model float_Multiply2<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'multiply_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'multiply_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.01 seconds; current allocated memory: 1.383 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling float_Multiply2<64, 768>.
Execute         set_default_model float_Multiply2<64, 768> 
Execute         bind -model float_Multiply2<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.384 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.49 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding float_Multiply2<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_silu2 
Execute         schedule -model float_silu2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln440) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'silu_blocks'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_0_load_1', activation_accelerator.cpp:440) on array 'x_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x_0'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_63_load_3', activation_accelerator.cpp:440) on array 'x_63' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x_63'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_63_load_5', activation_accelerator.cpp:440) on array 'x_63' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x_63'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_63_load_7', activation_accelerator.cpp:440) on array 'x_63' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x_63'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_63_load_21', activation_accelerator.cpp:440) on array 'x_63' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'x_63'.
WARNING: [HLS 200-885] The II Violation in module 'float_silu2' (loop 'silu_blocks'): Unable to schedule 'load' operation ('x_63_load_29', activation_accelerator.cpp:440) on array 'x_63' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'x_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 77, loop 'silu_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7404.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7397.79 seconds. CPU system time: 9.26 seconds. Elapsed time: 7409.55 seconds; current allocated memory: 1.665 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 53.36 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.sched.adb -f 
Command         db_write done; 2.16 sec.
INFO-FLOW: Finish scheduling float_silu2.
Execute         set_default_model float_silu2 
Execute         bind -model float_silu2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 68.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 123.43 seconds. CPU system time: 0.5 seconds. Elapsed time: 123.98 seconds; current allocated memory: 1.694 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 59 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.bind.adb -f 
Command         db_write done; 2.65 sec.
INFO-FLOW: Finish binding float_silu2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square_Pipeline_sum_square 
Execute         schedule -model square_Pipeline_sum_square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_square'.
WARNING: [HLS 200-880] The II Violation in module 'square_Pipeline_sum_square' (loop 'sum_square'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln368', ./bf16_accl.h:368) of variable 'add', ./bf16_accl.h:374 on local variable 'empty' and 'load' operation ('p_load', ./bf16_accl.h:374) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'square_Pipeline_sum_square' (loop 'sum_square'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln368', ./bf16_accl.h:368) of variable 'add', ./bf16_accl.h:374 on local variable 'empty' and 'load' operation ('p_load', ./bf16_accl.h:374) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'sum_square'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62.33 seconds. CPU system time: 0.52 seconds. Elapsed time: 62.88 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.47 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.sched.adb -f 
INFO-FLOW: Finish scheduling square_Pipeline_sum_square.
Execute         set_default_model square_Pipeline_sum_square 
Execute         bind -model square_Pipeline_sum_square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.7 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.bind.adb -f 
INFO-FLOW: Finish binding square_Pipeline_sum_square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square 
Execute         schedule -model square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.59 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.sched.adb -f 
INFO-FLOW: Finish scheduling square.
Execute         set_default_model square 
Execute         bind -model square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.82 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.bind.adb -f 
INFO-FLOW: Finish binding square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm3_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         schedule -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_rms_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'normalize_blocks_rms_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.74 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         bind -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.74 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rms_norm3 
Execute         schedule -model float_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.77 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_rms_norm3.
Execute         set_default_model float_rms_norm3 
Execute         bind -model float_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.716 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.49 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         schedule -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mean_blocks_layer_norm3'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3' (loop 'mean_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add159_write_ln618', activation_accelerator.cpp:618) of variable 'add1', activation_accelerator.cpp:623 on local variable 'add159' and 'load' operation ('add159_load', activation_accelerator.cpp:623) on local variable 'add159'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3' (loop 'mean_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add159_write_ln618', activation_accelerator.cpp:618) of variable 'add1', activation_accelerator.cpp:623 on local variable 'add159' and 'load' operation ('add159_load', activation_accelerator.cpp:623) on local variable 'add159'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'mean_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.25 seconds; current allocated memory: 1.720 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3_Pipeline_mean_blocks_layer_norm3.
Execute         set_default_model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         bind -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.720 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.41 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3_Pipeline_mean_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         schedule -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_layer_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'normalize_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.94 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.725 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.87 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         bind -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.727 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.29 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3 
Execute         schedule -model float_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.52 seconds; current allocated memory: 1.733 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.79 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3.
Execute         set_default_model float_layer_norm3 
Execute         bind -model float_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.19 seconds; current allocated memory: 1.737 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.2 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.36 seconds; current allocated memory: 1.737 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.737 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'row_max_hls_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model row_max_hls<64, 768> 
Execute         schedule -model row_max_hls<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'step_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'step_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.741 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling row_max_hls<64, 768>.
Execute         set_default_model row_max_hls<64, 768> 
Execute         bind -model row_max_hls<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.8 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.741 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.04 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding row_max_hls<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'f32_expf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model f32_expf 
Execute         schedule -model f32_expf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'f32_expf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'f32_expf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.16 seconds; current allocated memory: 1.742 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.sched.adb -f 
INFO-FLOW: Finish scheduling f32_expf.
Execute         set_default_model f32_expf 
Execute         bind -model f32_expf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.742 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.bind.adb -f 
INFO-FLOW: Finish binding f32_expf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'row_exp_bucket_sum_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model row_exp_bucket_sum<64, 768> 
Execute         schedule -model row_exp_bucket_sum<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
WARNING: [HLS 200-880] The II Violation in module 'row_exp_bucket_sum_64_768_s' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('call184_write_ln890', activation_accelerator.cpp:890) of variable 'tmp', activation_accelerator.cpp:900 on local variable 'call184' and 'load' operation ('call184_load_1', activation_accelerator.cpp:900) on local variable 'call184'.
WARNING: [HLS 200-880] The II Violation in module 'row_exp_bucket_sum_64_768_s' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('call184_write_ln890', activation_accelerator.cpp:890) of variable 'tmp', activation_accelerator.cpp:900 on local variable 'call184' and 'load' operation ('call184_load_1', activation_accelerator.cpp:900) on local variable 'call184'.
WARNING: [HLS 200-880] The II Violation in module 'row_exp_bucket_sum_64_768_s' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('call184_write_ln890', activation_accelerator.cpp:890) of variable 'tmp', activation_accelerator.cpp:900 on local variable 'call184' and 'load' operation ('call184_load_1', activation_accelerator.cpp:900) on local variable 'call184'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 23, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.748 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling row_exp_bucket_sum<64, 768>.
Execute         set_default_model row_exp_bucket_sum<64, 768> 
Execute         bind -model row_exp_bucket_sum<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.751 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.59 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding row_exp_bucket_sum<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'row_norm_store_hls_64_768_Pipeline_step_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         schedule -model row_norm_store_hls<64, 768>_Pipeline_step_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'step_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'step_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.754 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.sched.adb -f 
INFO-FLOW: Finish scheduling row_norm_store_hls<64, 768>_Pipeline_step_loop.
Execute         set_default_model row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         bind -model row_norm_store_hls<64, 768>_Pipeline_step_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.9 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.755 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.64 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.bind.adb -f 
INFO-FLOW: Finish binding row_norm_store_hls<64, 768>_Pipeline_step_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'row_norm_store_hls_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model row_norm_store_hls<64, 768> 
Execute         schedule -model row_norm_store_hls<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.19 seconds. CPU system time: 0 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.759 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.85 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling row_norm_store_hls<64, 768>.
Execute         set_default_model row_norm_store_hls<64, 768> 
Execute         bind -model row_norm_store_hls<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.761 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.12 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding row_norm_store_hls<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3<64, 768> 
Execute         schedule -model float_safe_softmax3<64, 768> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1.763 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3<64, 768>.
Execute         set_default_model float_safe_softmax3<64, 768> 
Execute         bind -model float_safe_softmax3<64, 768> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.763 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 8.65 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3<64, 768>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.77 seconds; current allocated memory: 1.764 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load0.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.764 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.765 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load1.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.765 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.766 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.56 seconds; current allocated memory: 1.769 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 24.32 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         rtl_gen_preprocess bf16_to_float 
Execute         rtl_gen_preprocess f32_add 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess float_add2<64, 768> 
Execute         rtl_gen_preprocess float_Multiply2<64, 768> 
Execute         rtl_gen_preprocess float_silu2 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess float_rms_norm3 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess row_max_hls<64, 768> 
Execute         rtl_gen_preprocess f32_expf 
Execute         rtl_gen_preprocess row_exp_bucket_sum<64, 768> 
Execute         rtl_gen_preprocess row_norm_store_hls<64, 768>_Pipeline_step_loop 
Execute         rtl_gen_preprocess row_norm_store_hls<64, 768> 
Execute         rtl_gen_preprocess float_safe_softmax3<64, 768> 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee {float_add2<64, 768>} {float_Multiply2<64, 768>} float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf {row_max_hls<64, 768>} f32_expf {row_exp_bucket_sum<64, 768>} {row_norm_store_hls<64, 768>_Pipeline_step_loop} {row_norm_store_hls<64, 768>} {float_safe_softmax3<64, 768>} activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 24.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 24.66 seconds; current allocated memory: 1.770 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_1114_1' pipeline 'VITIS_LOOP_1114_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_1114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.775 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_1114_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_1114_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_1114_1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16_to_float -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf16_to_float' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_float'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.780 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16_to_float 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16_to_float 
Execute         syn_report -csynth -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.xml 
Execute         syn_report -verbosereport -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bf16_to_float -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.adb 
Execute         db_write -model bf16_to_float -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16_to_float -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f32_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model f32_add -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f32_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.784 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl f32_add -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_f32_add 
Execute         gen_rtl f32_add -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_f32_add 
Execute         syn_report -csynth -model f32_add -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/f32_add_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model f32_add -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/f32_add_csynth.xml 
Execute         syn_report -verbosereport -model f32_add -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model f32_add -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.adb 
Execute         db_write -model f32_add -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info f32_add -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.785 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model round_float32_to_bf16_ieee -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_add2_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_add2<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'float_add2_64_768_s' is 10304 from HDL expression: ((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_add2_64_768_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.790 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_add2<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_add2_64_768_s 
Execute         gen_rtl float_add2<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_add2_64_768_s 
Execute         syn_report -csynth -model float_add2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_add2_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_add2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_add2_64_768_s_csynth.xml 
Execute         syn_report -verbosereport -model float_add2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.58 sec.
Execute         db_write -model float_add2<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.adb 
Execute         db_write -model float_add2<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_add2<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_Multiply2_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_Multiply2<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_Multiply2_64_768_s' pipeline 'multiply_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_Multiply2_64_768_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 3 seconds; current allocated memory: 1.805 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_Multiply2<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_Multiply2_64_768_s 
Execute         gen_rtl float_Multiply2<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_Multiply2_64_768_s 
Execute         syn_report -csynth -model float_Multiply2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_Multiply2_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model float_Multiply2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_Multiply2_64_768_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model float_Multiply2<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.81 sec.
Execute         db_write -model float_Multiply2<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model float_Multiply2<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info float_Multiply2<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_silu2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_silu2' pipeline 'silu_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_silu2' is 22496 from HDL expression: ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_17ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_11ns_16_20_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_silu2'.
Command         create_rtl_model done; 24.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.89 seconds. CPU system time: 0.23 seconds. Elapsed time: 28.17 seconds; current allocated memory: 2.072 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_silu2 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_silu2 
Command         gen_rtl done; 0.34 sec.
Execute         gen_rtl float_silu2 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_silu2 
Command         gen_rtl done; 0.42 sec.
Execute         syn_report -csynth -model float_silu2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_silu2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.75 sec.
Execute         syn_report -rtlxml -model float_silu2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_silu2_csynth.xml 
Command         syn_report done; 3.3 sec.
Execute         syn_report -verbosereport -model float_silu2 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 61.14 sec.
Execute         db_write -model float_silu2 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.adb 
Command         db_write done; 6.11 sec.
Execute         db_write -model float_silu2 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 17.31 sec.
Execute         gen_tb_info float_silu2 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square_Pipeline_sum_square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'square_Pipeline_sum_square' pipeline 'sum_square' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_0': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square_Pipeline_sum_square'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 100.51 seconds. CPU system time: 1.3 seconds. Elapsed time: 102.49 seconds; current allocated memory: 2.504 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square_Pipeline_sum_square 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square_Pipeline_sum_square 
Execute         syn_report -csynth -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model square_Pipeline_sum_square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.95 sec.
Execute         db_write -model square_Pipeline_sum_square -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model square_Pipeline_sum_square -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.49 sec.
Execute         gen_tb_info square_Pipeline_sum_square -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.57 seconds; current allocated memory: 2.559 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square 
Execute         gen_rtl square -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square 
Execute         syn_report -csynth -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.xml 
Execute         syn_report -verbosereport -model square -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.84 sec.
Execute         db_write -model square -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.adb 
Execute         db_write -model square -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info square -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm3_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rms_norm3_Pipeline_normalize_blocks_rms_norm3' pipeline 'normalize_blocks_rms_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm3_Pipeline_normalize_blocks_rms_norm3'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.583 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         gen_rtl float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
Execute         syn_report -csynth -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.75 sec.
Execute         db_write -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.adb 
Execute         db_write -model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_0': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm3'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.594 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rms_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rms_norm3 
Execute         gen_rtl float_rms_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rms_norm3 
Execute         syn_report -csynth -model float_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model float_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model float_rms_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.6 sec.
Execute         db_write -model float_rms_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model float_rms_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info float_rms_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3' pipeline 'mean_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3_Pipeline_mean_blocks_layer_norm3'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.616 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         gen_rtl float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
Execute         syn_report -csynth -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_mean_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_mean_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         db_write -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.adb 
Execute         db_write -model float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info float_layer_norm3_Pipeline_mean_blocks_layer_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm3_Pipeline_normalize_blocks_layer_norm3' pipeline 'normalize_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3_Pipeline_normalize_blocks_layer_norm3'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.629 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         gen_rtl float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
Execute         syn_report -csynth -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.32 sec.
Execute         db_write -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.adb 
Execute         db_write -model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'float_layer_norm3' is 10944 from HDL expression: (1'b1 == ap_CS_fsm_state33)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3'.
Command         create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.54 seconds; current allocated memory: 2.648 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3 
Execute         gen_rtl float_layer_norm3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3 
Execute         syn_report -csynth -model float_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.5 sec.
Execute         syn_report -rtlxml -model float_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_csynth.xml 
Command         syn_report done; 0.25 sec.
Execute         syn_report -verbosereport -model float_layer_norm3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.5 sec.
Execute         db_write -model float_layer_norm3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.adb 
Command         db_write done; 0.3 sec.
Execute         db_write -model float_layer_norm3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.74 sec.
Execute         gen_tb_info float_layer_norm3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.66 seconds; current allocated memory: 2.680 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model fmaxf -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info fmaxf -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'row_max_hls_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model row_max_hls<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'row_max_hls_64_768_s' pipeline 'step_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'row_max_hls_64_768_s'.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.680 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl row_max_hls<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_row_max_hls_64_768_s 
Execute         gen_rtl row_max_hls<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_row_max_hls_64_768_s 
Execute         syn_report -csynth -model row_max_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_max_hls_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model row_max_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_max_hls_64_768_s_csynth.xml 
Execute         syn_report -verbosereport -model row_max_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.24 sec.
Execute         db_write -model row_max_hls<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.adb 
Execute         db_write -model row_max_hls<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info row_max_hls<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'f32_expf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model f32_expf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'f32_expf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.710 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl f32_expf -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_f32_expf 
Execute         gen_rtl f32_expf -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_f32_expf 
Execute         syn_report -csynth -model f32_expf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/f32_expf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model f32_expf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/f32_expf_csynth.xml 
Execute         syn_report -verbosereport -model f32_expf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model f32_expf -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.adb 
Execute         db_write -model f32_expf -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info f32_expf -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'row_exp_bucket_sum_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model row_exp_bucket_sum<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'row_exp_bucket_sum_64_768_s' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'row_exp_bucket_sum_64_768_s'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.719 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl row_exp_bucket_sum<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_row_exp_bucket_sum_64_768_s 
Execute         gen_rtl row_exp_bucket_sum<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_row_exp_bucket_sum_64_768_s 
Execute         syn_report -csynth -model row_exp_bucket_sum<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_exp_bucket_sum_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model row_exp_bucket_sum<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_exp_bucket_sum_64_768_s_csynth.xml 
Execute         syn_report -verbosereport -model row_exp_bucket_sum<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.66 sec.
Execute         db_write -model row_exp_bucket_sum<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model row_exp_bucket_sum<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info row_exp_bucket_sum<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'row_norm_store_hls_64_768_Pipeline_step_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model row_norm_store_hls<64, 768>_Pipeline_step_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'row_norm_store_hls_64_768_Pipeline_step_loop' pipeline 'step_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'row_norm_store_hls_64_768_Pipeline_step_loop'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.738 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl row_norm_store_hls<64, 768>_Pipeline_step_loop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_row_norm_store_hls_64_768_Pipeline_step_loop 
Execute         gen_rtl row_norm_store_hls<64, 768>_Pipeline_step_loop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_row_norm_store_hls_64_768_Pipeline_step_loop 
Execute         syn_report -csynth -model row_norm_store_hls<64, 768>_Pipeline_step_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_norm_store_hls_64_768_Pipeline_step_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model row_norm_store_hls<64, 768>_Pipeline_step_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_norm_store_hls_64_768_Pipeline_step_loop_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model row_norm_store_hls<64, 768>_Pipeline_step_loop -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.85 sec.
Execute         db_write -model row_norm_store_hls<64, 768>_Pipeline_step_loop -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model row_norm_store_hls<64, 768>_Pipeline_step_loop -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.45 sec.
Execute         gen_tb_info row_norm_store_hls<64, 768>_Pipeline_step_loop -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'row_norm_store_hls_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model row_norm_store_hls<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'row_norm_store_hls_64_768_s'.
Command         create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.59 seconds; current allocated memory: 2.759 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl row_norm_store_hls<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_row_norm_store_hls_64_768_s 
Execute         gen_rtl row_norm_store_hls<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_row_norm_store_hls_64_768_s 
Execute         syn_report -csynth -model row_norm_store_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_norm_store_hls_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.75 sec.
Execute         syn_report -rtlxml -model row_norm_store_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/row_norm_store_hls_64_768_s_csynth.xml 
Command         syn_report done; 0.37 sec.
Execute         syn_report -verbosereport -model row_norm_store_hls<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.47 sec.
Execute         db_write -model row_norm_store_hls<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.adb 
Command         db_write done; 0.33 sec.
Execute         db_write -model row_norm_store_hls<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info row_norm_store_hls<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_64_768_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3<64, 768> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_64_768_s'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.82 seconds; current allocated memory: 2.779 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3<64, 768> -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_64_768_s 
Execute         gen_rtl float_safe_softmax3<64, 768> -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_64_768_s 
Execute         syn_report -csynth -model float_safe_softmax3<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_64_768_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_64_768_s_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3<64, 768> -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.39 sec.
Execute         db_write -model float_safe_softmax3<64, 768> -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.adb 
Execute         db_write -model float_safe_softmax3<64, 768> -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info float_safe_softmax3<64, 768> -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.22 seconds; current allocated memory: 2.805 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load1' pipeline 'stage_0_load1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load1'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.805 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load1 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_Rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ReOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_Rg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_Ribs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_buf0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_y_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.89 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.805 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 24.49 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info activation_accelerator -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 9.3 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee {float_add2<64, 768>} {float_Multiply2<64, 768>} float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf {row_max_hls<64, 768>} f32_expf {row_exp_bucket_sum<64, 768>} {row_norm_store_hls<64, 768>_Pipeline_step_loop} {row_norm_store_hls<64, 768>} {float_safe_softmax3<64, 768>} activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_646_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_1114_1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf16_to_float] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [f32_add] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [float_add2_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.compgen.tcl 
INFO-FLOW: Handling components in module [float_Multiply2_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_silu2] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_urem_16ns_11ns_16_20_1.
INFO-FLOW: Append model activation_accelerator_urem_16ns_11ns_16_20_1
INFO-FLOW: Found component activation_accelerator_mux_646_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_32_1_1
INFO-FLOW: Found component activation_accelerator_mul_mul_16ns_17ns_33_4_1.
INFO-FLOW: Append model activation_accelerator_mul_mul_16ns_17ns_33_4_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square_Pipeline_sum_square] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO-FLOW: Handling components in module [float_rms_norm3_Pipeline_normalize_blocks_rms_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rms_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Handling components in module [float_layer_norm3_Pipeline_mean_blocks_layer_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3_Pipeline_normalize_blocks_layer_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [row_max_hls_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [f32_expf] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.compgen.tcl 
INFO-FLOW: Handling components in module [row_exp_bucket_sum_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [row_norm_store_hls_64_768_Pipeline_step_loop] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [row_norm_store_hls_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [float_safe_softmax3_64_768_s] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load1] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: Found component activation_accelerator_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_y_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_1114_1
INFO-FLOW: Append model bf16_to_float
INFO-FLOW: Append model f32_add
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model float_add2_64_768_s
INFO-FLOW: Append model float_Multiply2_64_768_s
INFO-FLOW: Append model float_silu2
INFO-FLOW: Append model square_Pipeline_sum_square
INFO-FLOW: Append model square
INFO-FLOW: Append model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: Append model float_rms_norm3
INFO-FLOW: Append model float_layer_norm3_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: Append model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: Append model float_layer_norm3
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model row_max_hls_64_768_s
INFO-FLOW: Append model f32_expf
INFO-FLOW: Append model row_exp_bucket_sum_64_768_s
INFO-FLOW: Append model row_norm_store_hls_64_768_Pipeline_step_loop
INFO-FLOW: Append model row_norm_store_hls_64_768_s
INFO-FLOW: Append model float_safe_softmax3_64_768_s
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_646_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_urem_16ns_11ns_16_20_1 activation_accelerator_mux_646_32_1_1 activation_accelerator_mul_mul_16ns_17ns_33_4_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb activation_accelerator_x_RAM_AUTO_1R1W activation_accelerator_y_RAM_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_VITIS_LOOP_1114_1 bf16_to_float f32_add round_float32_to_bf16_ieee float_add2_64_768_s float_Multiply2_64_768_s float_silu2 square_Pipeline_sum_square square float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 float_rms_norm3 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 float_layer_norm3 fmaxf row_max_hls_64_768_s f32_expf row_exp_bucket_sum_64_768_s row_norm_store_hls_64_768_Pipeline_step_loop row_norm_store_hls_64_768_s float_safe_softmax3_64_768_s activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_646_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_urem_16ns_11ns_16_20_1
INFO-FLOW: To file: write model activation_accelerator_mux_646_32_1_1
INFO-FLOW: To file: write model activation_accelerator_mul_mul_16ns_17ns_33_4_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: To file: write model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_1114_1
INFO-FLOW: To file: write model bf16_to_float
INFO-FLOW: To file: write model f32_add
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model float_add2_64_768_s
INFO-FLOW: To file: write model float_Multiply2_64_768_s
INFO-FLOW: To file: write model float_silu2
INFO-FLOW: To file: write model square_Pipeline_sum_square
INFO-FLOW: To file: write model square
INFO-FLOW: To file: write model float_rms_norm3_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: To file: write model float_rms_norm3
INFO-FLOW: To file: write model float_layer_norm3_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: To file: write model float_layer_norm3_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: To file: write model float_layer_norm3
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model row_max_hls_64_768_s
INFO-FLOW: To file: write model f32_expf
INFO-FLOW: To file: write model row_exp_bucket_sum_64_768_s
INFO-FLOW: To file: write model row_norm_store_hls_64_768_Pipeline_step_loop
INFO-FLOW: To file: write model row_norm_store_hls_64_768_s
INFO-FLOW: To file: write model float_safe_softmax3_64_768_s
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_urem_16ns_11ns_16_20_1
activation_accelerator_mux_646_32_1_1
activation_accelerator_mul_mul_16ns_17ns_33_4_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_y_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_VITIS_LOOP_1114_1
bf16_to_float
f32_add
round_float32_to_bf16_ieee
float_add2_64_768_s
float_Multiply2_64_768_s
float_silu2
square_Pipeline_sum_square
square
float_rms_norm3_Pipeline_normalize_blocks_rms_norm3
float_rms_norm3
float_layer_norm3_Pipeline_mean_blocks_layer_norm3
float_layer_norm3_Pipeline_normalize_blocks_layer_norm3
float_layer_norm3
fmaxf
row_max_hls_64_768_s
f32_expf
row_exp_bucket_sum_64_768_s
row_norm_store_hls_64_768_Pipeline_step_loop
row_norm_store_hls_64_768_s
float_safe_softmax3_64_768_s
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 35.23 seconds. CPU system time: 0.18 seconds. Elapsed time: 35.52 seconds; current allocated memory: 2.805 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_urem_16ns_11ns_16_20_1
activation_accelerator_mux_646_32_1_1
activation_accelerator_mul_mul_16ns_17ns_33_4_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_y_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_VITIS_LOOP_1114_1
bf16_to_float
f32_add
round_float32_to_bf16_ieee
float_add2_64_768_s
float_Multiply2_64_768_s
float_silu2
square_Pipeline_sum_square
square
float_rms_norm3_Pipeline_normalize_blocks_rms_norm3
float_rms_norm3
float_layer_norm3_Pipeline_mean_blocks_layer_norm3
float_layer_norm3_Pipeline_normalize_blocks_layer_norm3
float_layer_norm3
fmaxf
row_max_hls_64_768_s
f32_expf
row_exp_bucket_sum_64_768_s
row_norm_store_hls_64_768_Pipeline_step_loop
row_norm_store_hls_64_768_s
float_safe_softmax3_64_768_s
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_1114_1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_add.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks_rms_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_mean_blocks_layer_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks_layer_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_max_hls_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/f32_expf.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_exp_bucket_sum_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_Pipeline_step_loop.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/row_norm_store_hls_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_64_768_s.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_0_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator activation_accelerator_Pipeline_VITIS_LOOP_1114_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_1114_1_fu_808 bf16_to_float {grp_bf16_to_float_fu_940 grp_bf16_to_float_fu_1074} activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_1208 float_add2_64_768_s grp_float_add2_64_768_s_fu_1343 f32_add {grp_f32_add_fu_2906 grp_f32_add_fu_2912 grp_f32_add_fu_2918 grp_f32_add_fu_2924 grp_f32_add_fu_2930 grp_f32_add_fu_2936 grp_f32_add_fu_2942 grp_f32_add_fu_2948 grp_f32_add_fu_2954 grp_f32_add_fu_2960 grp_f32_add_fu_2966 grp_f32_add_fu_2972 grp_f32_add_fu_2978 grp_f32_add_fu_2984 grp_f32_add_fu_2990 grp_f32_add_fu_2996 grp_f32_add_fu_3002 grp_f32_add_fu_3008 grp_f32_add_fu_3014 grp_f32_add_fu_3020 grp_f32_add_fu_3026 grp_f32_add_fu_3032 grp_f32_add_fu_3038 grp_f32_add_fu_3044 grp_f32_add_fu_3050 grp_f32_add_fu_3056 grp_f32_add_fu_3062 grp_f32_add_fu_3068 grp_f32_add_fu_3074 grp_f32_add_fu_3080 grp_f32_add_fu_3086 grp_f32_add_fu_3092 grp_f32_add_fu_3098 grp_f32_add_fu_3104 grp_f32_add_fu_3110 grp_f32_add_fu_3116 grp_f32_add_fu_3122 grp_f32_add_fu_3128 grp_f32_add_fu_3134 grp_f32_add_fu_3140 grp_f32_add_fu_3146 grp_f32_add_fu_3152 grp_f32_add_fu_3158 grp_f32_add_fu_3164 grp_f32_add_fu_3170 grp_f32_add_fu_3176 grp_f32_add_fu_3182 grp_f32_add_fu_3188 grp_f32_add_fu_3194 grp_f32_add_fu_3200 grp_f32_add_fu_3206 grp_f32_add_fu_3212 grp_f32_add_fu_3218 grp_f32_add_fu_3224 grp_f32_add_fu_3230 grp_f32_add_fu_3236 grp_f32_add_fu_3242 grp_f32_add_fu_3248 grp_f32_add_fu_3254 grp_f32_add_fu_3260 grp_f32_add_fu_3266 grp_f32_add_fu_3272 grp_f32_add_fu_3278 grp_f32_add_fu_3284 grp_f32_add_fu_2872 grp_f32_add_fu_2878 grp_f32_add_fu_2884 grp_f32_add_fu_2890 grp_f32_add_fu_2896 grp_f32_add_fu_2902 grp_f32_add_fu_2908 grp_f32_add_fu_2914 grp_f32_add_fu_2920 grp_f32_add_fu_2926 grp_f32_add_fu_2932 grp_f32_add_fu_2938 grp_f32_add_fu_2944 grp_f32_add_fu_2950 grp_f32_add_fu_2956 grp_f32_add_fu_2962} round_float32_to_bf16_ieee {tmp_round_float32_to_bf16_ieee_fu_3290 tmp_s_round_float32_to_bf16_ieee_fu_3296 tmp_1949_round_float32_to_bf16_ieee_fu_3302 tmp_1950_round_float32_to_bf16_ieee_fu_3308 tmp_1951_round_float32_to_bf16_ieee_fu_3314 tmp_1952_round_float32_to_bf16_ieee_fu_3320 tmp_1953_round_float32_to_bf16_ieee_fu_3326 tmp_1954_round_float32_to_bf16_ieee_fu_3332 tmp_1955_round_float32_to_bf16_ieee_fu_3338 tmp_1956_round_float32_to_bf16_ieee_fu_3344 tmp_1957_round_float32_to_bf16_ieee_fu_3350 tmp_1958_round_float32_to_bf16_ieee_fu_3356 tmp_1959_round_float32_to_bf16_ieee_fu_3362 tmp_1960_round_float32_to_bf16_ieee_fu_3368 tmp_1961_round_float32_to_bf16_ieee_fu_3374 tmp_1962_round_float32_to_bf16_ieee_fu_3380 tmp_1963_round_float32_to_bf16_ieee_fu_3386 tmp_1964_round_float32_to_bf16_ieee_fu_3392 tmp_1965_round_float32_to_bf16_ieee_fu_3398 tmp_1966_round_float32_to_bf16_ieee_fu_3404 tmp_1967_round_float32_to_bf16_ieee_fu_3410 tmp_1968_round_float32_to_bf16_ieee_fu_3416 tmp_1969_round_float32_to_bf16_ieee_fu_3422 tmp_1970_round_float32_to_bf16_ieee_fu_3428 tmp_1971_round_float32_to_bf16_ieee_fu_3434 tmp_1972_round_float32_to_bf16_ieee_fu_3440 tmp_1973_round_float32_to_bf16_ieee_fu_3446 tmp_1974_round_float32_to_bf16_ieee_fu_3452 tmp_1975_round_float32_to_bf16_ieee_fu_3458 tmp_1976_round_float32_to_bf16_ieee_fu_3464 tmp_1977_round_float32_to_bf16_ieee_fu_3470 tmp_1978_round_float32_to_bf16_ieee_fu_3476 tmp_1979_round_float32_to_bf16_ieee_fu_3482 tmp_1980_round_float32_to_bf16_ieee_fu_3488 tmp_1981_round_float32_to_bf16_ieee_fu_3494 tmp_1982_round_float32_to_bf16_ieee_fu_3500 tmp_1983_round_float32_to_bf16_ieee_fu_3506 tmp_1984_round_float32_to_bf16_ieee_fu_3512 tmp_1985_round_float32_to_bf16_ieee_fu_3518 tmp_1986_round_float32_to_bf16_ieee_fu_3524 tmp_1987_round_float32_to_bf16_ieee_fu_3530 tmp_1988_round_float32_to_bf16_ieee_fu_3536 tmp_1989_round_float32_to_bf16_ieee_fu_3542 tmp_1990_round_float32_to_bf16_ieee_fu_3548 tmp_1991_round_float32_to_bf16_ieee_fu_3554 tmp_1992_round_float32_to_bf16_ieee_fu_3560 tmp_1993_round_float32_to_bf16_ieee_fu_3566 tmp_1994_round_float32_to_bf16_ieee_fu_3572 tmp_1995_round_float32_to_bf16_ieee_fu_3578 tmp_1996_round_float32_to_bf16_ieee_fu_3584 tmp_1997_round_float32_to_bf16_ieee_fu_3590 tmp_1998_round_float32_to_bf16_ieee_fu_3596 tmp_1999_round_float32_to_bf16_ieee_fu_3602 tmp_2000_round_float32_to_bf16_ieee_fu_3608 tmp_2001_round_float32_to_bf16_ieee_fu_3614 tmp_2002_round_float32_to_bf16_ieee_fu_3620 tmp_2003_round_float32_to_bf16_ieee_fu_3626 tmp_2004_round_float32_to_bf16_ieee_fu_3632 tmp_2005_round_float32_to_bf16_ieee_fu_3638 tmp_2006_round_float32_to_bf16_ieee_fu_3644 tmp_2007_round_float32_to_bf16_ieee_fu_3650 tmp_2008_round_float32_to_bf16_ieee_fu_3656 tmp_2009_round_float32_to_bf16_ieee_fu_3662 tmp_2010_round_float32_to_bf16_ieee_fu_3668 tmp_round_float32_to_bf16_ieee_fu_2912 tmp_s_round_float32_to_bf16_ieee_fu_2918 tmp_2011_round_float32_to_bf16_ieee_fu_2924 tmp_2012_round_float32_to_bf16_ieee_fu_2930 tmp_2013_round_float32_to_bf16_ieee_fu_2936 tmp_2014_round_float32_to_bf16_ieee_fu_2942 tmp_2015_round_float32_to_bf16_ieee_fu_2948 tmp_2016_round_float32_to_bf16_ieee_fu_2954 tmp_2017_round_float32_to_bf16_ieee_fu_2960 tmp_2018_round_float32_to_bf16_ieee_fu_2966 tmp_2019_round_float32_to_bf16_ieee_fu_2972 tmp_2020_round_float32_to_bf16_ieee_fu_2978 tmp_2021_round_float32_to_bf16_ieee_fu_2984 tmp_2022_round_float32_to_bf16_ieee_fu_2990 tmp_2023_round_float32_to_bf16_ieee_fu_2996 tmp_2024_round_float32_to_bf16_ieee_fu_3002 tmp_2025_round_float32_to_bf16_ieee_fu_3008 tmp_2026_round_float32_to_bf16_ieee_fu_3014 tmp_2027_round_float32_to_bf16_ieee_fu_3020 tmp_2028_round_float32_to_bf16_ieee_fu_3026 tmp_2029_round_float32_to_bf16_ieee_fu_3032 tmp_2030_round_float32_to_bf16_ieee_fu_3038 tmp_2031_round_float32_to_bf16_ieee_fu_3044 tmp_2032_round_float32_to_bf16_ieee_fu_3050 tmp_2033_round_float32_to_bf16_ieee_fu_3056 tmp_2034_round_float32_to_bf16_ieee_fu_3062 tmp_2035_round_float32_to_bf16_ieee_fu_3068 tmp_2036_round_float32_to_bf16_ieee_fu_3074 tmp_2037_round_float32_to_bf16_ieee_fu_3080 tmp_2038_round_float32_to_bf16_ieee_fu_3086 tmp_2039_round_float32_to_bf16_ieee_fu_3092 tmp_2040_round_float32_to_bf16_ieee_fu_3098 tmp_2041_round_float32_to_bf16_ieee_fu_3104 tmp_2042_round_float32_to_bf16_ieee_fu_3110 tmp_2043_round_float32_to_bf16_ieee_fu_3116 tmp_2044_round_float32_to_bf16_ieee_fu_3122 tmp_2045_round_float32_to_bf16_ieee_fu_3128 tmp_2046_round_float32_to_bf16_ieee_fu_3134 tmp_2047_round_float32_to_bf16_ieee_fu_3140 tmp_2048_round_float32_to_bf16_ieee_fu_3146 tmp_2049_round_float32_to_bf16_ieee_fu_3152 tmp_2050_round_float32_to_bf16_ieee_fu_3158 tmp_2051_round_float32_to_bf16_ieee_fu_3164 tmp_2052_round_float32_to_bf16_ieee_fu_3170 tmp_2053_round_float32_to_bf16_ieee_fu_3176 tmp_2054_round_float32_to_bf16_ieee_fu_3182 tmp_2055_round_float32_to_bf16_ieee_fu_3188 tmp_2056_round_float32_to_bf16_ieee_fu_3194 tmp_2057_round_float32_to_bf16_ieee_fu_3200 tmp_2058_round_float32_to_bf16_ieee_fu_3206 tmp_2059_round_float32_to_bf16_ieee_fu_3212 tmp_2060_round_float32_to_bf16_ieee_fu_3218 tmp_2061_round_float32_to_bf16_ieee_fu_3224 tmp_2062_round_float32_to_bf16_ieee_fu_3230 tmp_2063_round_float32_to_bf16_ieee_fu_3236 tmp_2064_round_float32_to_bf16_ieee_fu_3242 tmp_2065_round_float32_to_bf16_ieee_fu_3248 tmp_2066_round_float32_to_bf16_ieee_fu_3254 tmp_2067_round_float32_to_bf16_ieee_fu_3260 tmp_2068_round_float32_to_bf16_ieee_fu_3266 tmp_2069_round_float32_to_bf16_ieee_fu_3272 tmp_2070_round_float32_to_bf16_ieee_fu_3278 tmp_2071_round_float32_to_bf16_ieee_fu_3284 tmp_2072_round_float32_to_bf16_ieee_fu_3290 tmp_s_round_float32_to_bf16_ieee_fu_2466 tmp_1824_round_float32_to_bf16_ieee_fu_2472 tmp_1825_round_float32_to_bf16_ieee_fu_2478 tmp_1826_round_float32_to_bf16_ieee_fu_2484 tmp_1827_round_float32_to_bf16_ieee_fu_2490 tmp_1828_round_float32_to_bf16_ieee_fu_2496 tmp_1829_round_float32_to_bf16_ieee_fu_2502 tmp_1830_round_float32_to_bf16_ieee_fu_2508 tmp_1831_round_float32_to_bf16_ieee_fu_2514 tmp_1832_round_float32_to_bf16_ieee_fu_2520 tmp_1833_round_float32_to_bf16_ieee_fu_2526 tmp_1834_round_float32_to_bf16_ieee_fu_2532 tmp_1835_round_float32_to_bf16_ieee_fu_2538 tmp_1836_round_float32_to_bf16_ieee_fu_2544 tmp_1837_round_float32_to_bf16_ieee_fu_2550 tmp_1838_round_float32_to_bf16_ieee_fu_2556 tmp_1839_round_float32_to_bf16_ieee_fu_2562 tmp_1840_round_float32_to_bf16_ieee_fu_2568 tmp_1841_round_float32_to_bf16_ieee_fu_2574 tmp_1842_round_float32_to_bf16_ieee_fu_2580 tmp_1843_round_float32_to_bf16_ieee_fu_2586 tmp_1844_round_float32_to_bf16_ieee_fu_2592 tmp_1845_round_float32_to_bf16_ieee_fu_2598 tmp_1846_round_float32_to_bf16_ieee_fu_2604 tmp_1847_round_float32_to_bf16_ieee_fu_2610 tmp_1848_round_float32_to_bf16_ieee_fu_2616 tmp_1849_round_float32_to_bf16_ieee_fu_2622 tmp_1850_round_float32_to_bf16_ieee_fu_2628 tmp_1851_round_float32_to_bf16_ieee_fu_2634 tmp_1852_round_float32_to_bf16_ieee_fu_2640 tmp_1853_round_float32_to_bf16_ieee_fu_2646 tmp_1854_round_float32_to_bf16_ieee_fu_2652 tmp_1855_round_float32_to_bf16_ieee_fu_2658 tmp_1856_round_float32_to_bf16_ieee_fu_2664 tmp_1857_round_float32_to_bf16_ieee_fu_2670 tmp_1858_round_float32_to_bf16_ieee_fu_2676 tmp_1859_round_float32_to_bf16_ieee_fu_2682 tmp_1860_round_float32_to_bf16_ieee_fu_2688 tmp_1861_round_float32_to_bf16_ieee_fu_2694 tmp_1862_round_float32_to_bf16_ieee_fu_2700 tmp_1863_round_float32_to_bf16_ieee_fu_2706 tmp_1864_round_float32_to_bf16_ieee_fu_2712 tmp_1865_round_float32_to_bf16_ieee_fu_2718 tmp_1866_round_float32_to_bf16_ieee_fu_2724 tmp_1867_round_float32_to_bf16_ieee_fu_2730 tmp_1868_round_float32_to_bf16_ieee_fu_2736 tmp_1869_round_float32_to_bf16_ieee_fu_2742 tmp_1870_round_float32_to_bf16_ieee_fu_2748 tmp_1871_round_float32_to_bf16_ieee_fu_2754 tmp_1872_round_float32_to_bf16_ieee_fu_2760 tmp_1873_round_float32_to_bf16_ieee_fu_2766 tmp_1874_round_float32_to_bf16_ieee_fu_2772 tmp_1875_round_float32_to_bf16_ieee_fu_2778 tmp_1876_round_float32_to_bf16_ieee_fu_2784 tmp_1877_round_float32_to_bf16_ieee_fu_2790 tmp_1878_round_float32_to_bf16_ieee_fu_2796 tmp_1879_round_float32_to_bf16_ieee_fu_2802 tmp_1880_round_float32_to_bf16_ieee_fu_2808 tmp_1881_round_float32_to_bf16_ieee_fu_2814 tmp_1882_round_float32_to_bf16_ieee_fu_2820 tmp_1883_round_float32_to_bf16_ieee_fu_2826 tmp_1884_round_float32_to_bf16_ieee_fu_2832 tmp_1885_round_float32_to_bf16_ieee_fu_2838 tmp_1886_round_float32_to_bf16_ieee_fu_2844 tmp_round_float32_to_bf16_ieee_fu_2978 tmp_s_round_float32_to_bf16_ieee_fu_2984 tmp_1887_round_float32_to_bf16_ieee_fu_2990 tmp_1888_round_float32_to_bf16_ieee_fu_2996 tmp_1889_round_float32_to_bf16_ieee_fu_3002 tmp_1890_round_float32_to_bf16_ieee_fu_3008 tmp_1891_round_float32_to_bf16_ieee_fu_3014 tmp_1892_round_float32_to_bf16_ieee_fu_3020 tmp_1893_round_float32_to_bf16_ieee_fu_3026 tmp_1894_round_float32_to_bf16_ieee_fu_3032 tmp_1895_round_float32_to_bf16_ieee_fu_3038 tmp_1896_round_float32_to_bf16_ieee_fu_3044 tmp_1897_round_float32_to_bf16_ieee_fu_3050 tmp_1898_round_float32_to_bf16_ieee_fu_3056 tmp_1899_round_float32_to_bf16_ieee_fu_3062 tmp_1900_round_float32_to_bf16_ieee_fu_3068 tmp_1901_round_float32_to_bf16_ieee_fu_3074 tmp_1902_round_float32_to_bf16_ieee_fu_3080 tmp_1903_round_float32_to_bf16_ieee_fu_3086 tmp_1904_round_float32_to_bf16_ieee_fu_3092 tmp_1905_round_float32_to_bf16_ieee_fu_3098 tmp_1906_round_float32_to_bf16_ieee_fu_3104 tmp_1907_round_float32_to_bf16_ieee_fu_3110 tmp_1908_round_float32_to_bf16_ieee_fu_3116 tmp_1909_round_float32_to_bf16_ieee_fu_3122 tmp_1910_round_float32_to_bf16_ieee_fu_3128 tmp_1911_round_float32_to_bf16_ieee_fu_3134 tmp_1912_round_float32_to_bf16_ieee_fu_3140 tmp_1913_round_float32_to_bf16_ieee_fu_3146 tmp_1914_round_float32_to_bf16_ieee_fu_3152 tmp_1915_round_float32_to_bf16_ieee_fu_3158 tmp_1916_round_float32_to_bf16_ieee_fu_3164 tmp_1917_round_float32_to_bf16_ieee_fu_3170 tmp_1918_round_float32_to_bf16_ieee_fu_3176 tmp_1919_round_float32_to_bf16_ieee_fu_3182 tmp_1920_round_float32_to_bf16_ieee_fu_3188 tmp_1921_round_float32_to_bf16_ieee_fu_3194 tmp_1922_round_float32_to_bf16_ieee_fu_3200 tmp_1923_round_float32_to_bf16_ieee_fu_3206 tmp_1924_round_float32_to_bf16_ieee_fu_3212 tmp_1925_round_float32_to_bf16_ieee_fu_3218 tmp_1926_round_float32_to_bf16_ieee_fu_3224 tmp_1927_round_float32_to_bf16_ieee_fu_3230 tmp_1928_round_float32_to_bf16_ieee_fu_3236 tmp_1929_round_float32_to_bf16_ieee_fu_3242 tmp_1930_round_float32_to_bf16_ieee_fu_3248 tmp_1931_round_float32_to_bf16_ieee_fu_3254 tmp_1932_round_float32_to_bf16_ieee_fu_3260 tmp_1933_round_float32_to_bf16_ieee_fu_3266 tmp_1934_round_float32_to_bf16_ieee_fu_3272 tmp_1935_round_float32_to_bf16_ieee_fu_3278 tmp_1936_round_float32_to_bf16_ieee_fu_3284 tmp_1937_round_float32_to_bf16_ieee_fu_3290 tmp_1938_round_float32_to_bf16_ieee_fu_3296 tmp_1939_round_float32_to_bf16_ieee_fu_3302 tmp_1940_round_float32_to_bf16_ieee_fu_3308 tmp_1941_round_float32_to_bf16_ieee_fu_3314 tmp_1942_round_float32_to_bf16_ieee_fu_3320 tmp_1943_round_float32_to_bf16_ieee_fu_3326 tmp_1944_round_float32_to_bf16_ieee_fu_3332 tmp_1945_round_float32_to_bf16_ieee_fu_3338 tmp_1946_round_float32_to_bf16_ieee_fu_3344 tmp_1947_round_float32_to_bf16_ieee_fu_3350 tmp_1948_round_float32_to_bf16_ieee_fu_3356 tmp_round_float32_to_bf16_ieee_fu_2466 tmp_1_round_float32_to_bf16_ieee_fu_2472 tmp_2_round_float32_to_bf16_ieee_fu_2478 tmp_3_round_float32_to_bf16_ieee_fu_2484 tmp_4_round_float32_to_bf16_ieee_fu_2490 tmp_5_round_float32_to_bf16_ieee_fu_2496 tmp_6_round_float32_to_bf16_ieee_fu_2502 tmp_7_round_float32_to_bf16_ieee_fu_2508 tmp_8_round_float32_to_bf16_ieee_fu_2514 tmp_9_round_float32_to_bf16_ieee_fu_2520 tmp_s_round_float32_to_bf16_ieee_fu_2526 tmp_10_round_float32_to_bf16_ieee_fu_2532 tmp_11_round_float32_to_bf16_ieee_fu_2538 tmp_12_round_float32_to_bf16_ieee_fu_2544 tmp_13_round_float32_to_bf16_ieee_fu_2550 tmp_14_round_float32_to_bf16_ieee_fu_2556 tmp_15_round_float32_to_bf16_ieee_fu_2562 tmp_16_round_float32_to_bf16_ieee_fu_2568 tmp_17_round_float32_to_bf16_ieee_fu_2574 tmp_18_round_float32_to_bf16_ieee_fu_2580 tmp_19_round_float32_to_bf16_ieee_fu_2586 tmp_20_round_float32_to_bf16_ieee_fu_2592 tmp_21_round_float32_to_bf16_ieee_fu_2598 tmp_22_round_float32_to_bf16_ieee_fu_2604 tmp_23_round_float32_to_bf16_ieee_fu_2610 tmp_24_round_float32_to_bf16_ieee_fu_2616 tmp_25_round_float32_to_bf16_ieee_fu_2622 tmp_26_round_float32_to_bf16_ieee_fu_2628 tmp_27_round_float32_to_bf16_ieee_fu_2634 tmp_28_round_float32_to_bf16_ieee_fu_2640 tmp_29_round_float32_to_bf16_ieee_fu_2646 tmp_30_round_float32_to_bf16_ieee_fu_2652 tmp_31_round_float32_to_bf16_ieee_fu_2658 tmp_32_round_float32_to_bf16_ieee_fu_2664 tmp_33_round_float32_to_bf16_ieee_fu_2670 tmp_34_round_float32_to_bf16_ieee_fu_2676 tmp_35_round_float32_to_bf16_ieee_fu_2682 tmp_36_round_float32_to_bf16_ieee_fu_2688 tmp_37_round_float32_to_bf16_ieee_fu_2694 tmp_38_round_float32_to_bf16_ieee_fu_2700 tmp_39_round_float32_to_bf16_ieee_fu_2706 tmp_40_round_float32_to_bf16_ieee_fu_2712 tmp_41_round_float32_to_bf16_ieee_fu_2718 tmp_42_round_float32_to_bf16_ieee_fu_2724 tmp_43_round_float32_to_bf16_ieee_fu_2730 tmp_44_round_float32_to_bf16_ieee_fu_2736 tmp_45_round_float32_to_bf16_ieee_fu_2742 tmp_46_round_float32_to_bf16_ieee_fu_2748 tmp_47_round_float32_to_bf16_ieee_fu_2754 tmp_48_round_float32_to_bf16_ieee_fu_2760 tmp_49_round_float32_to_bf16_ieee_fu_2766 tmp_50_round_float32_to_bf16_ieee_fu_2772 tmp_51_round_float32_to_bf16_ieee_fu_2778 tmp_52_round_float32_to_bf16_ieee_fu_2784 tmp_53_round_float32_to_bf16_ieee_fu_2790 tmp_54_round_float32_to_bf16_ieee_fu_2796 tmp_55_round_float32_to_bf16_ieee_fu_2802 tmp_56_round_float32_to_bf16_ieee_fu_2808 tmp_57_round_float32_to_bf16_ieee_fu_2814 tmp_58_round_float32_to_bf16_ieee_fu_2820 tmp_59_round_float32_to_bf16_ieee_fu_2826 tmp_60_round_float32_to_bf16_ieee_fu_2832 tmp_61_round_float32_to_bf16_ieee_fu_2838 tmp_62_round_float32_to_bf16_ieee_fu_2844} float_Multiply2_64_768_s grp_float_Multiply2_64_768_s_fu_1603 float_silu2 grp_float_silu2_fu_1863 float_rms_norm3 grp_float_rms_norm3_fu_2059 square {grp_square_fu_524 grp_square_fu_784} square_Pipeline_sum_square {grp_square_Pipeline_sum_square_fu_392 grp_square_Pipeline_sum_square_fu_392} float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 grp_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_fu_656 float_layer_norm3 grp_float_layer_norm3_fu_2255 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112 float_safe_softmax3_64_768_s grp_float_safe_softmax3_64_768_s_fu_2451 row_max_hls_64_768_s grp_row_max_hls_64_768_s_fu_520 fmaxf {tmp_fmaxf_fu_1252 tmp_s_fmaxf_fu_1259 tmp_63_fmaxf_fu_1266 tmp_64_fmaxf_fu_1273 tmp_65_fmaxf_fu_1280 tmp_66_fmaxf_fu_1287 tmp_67_fmaxf_fu_1294 tmp_68_fmaxf_fu_1301 tmp_69_fmaxf_fu_1308 tmp_70_fmaxf_fu_1315 tmp_71_fmaxf_fu_1322 tmp_72_fmaxf_fu_1329 tmp_73_fmaxf_fu_1336 tmp_74_fmaxf_fu_1343 tmp_75_fmaxf_fu_1350 tmp_76_fmaxf_fu_1357 tmp_77_fmaxf_fu_1364 tmp_78_fmaxf_fu_1371 tmp_79_fmaxf_fu_1378 tmp_80_fmaxf_fu_1385 tmp_81_fmaxf_fu_1392 tmp_82_fmaxf_fu_1399 tmp_83_fmaxf_fu_1406 tmp_84_fmaxf_fu_1413 tmp_85_fmaxf_fu_1420 tmp_86_fmaxf_fu_1427 tmp_87_fmaxf_fu_1434 tmp_88_fmaxf_fu_1441 tmp_89_fmaxf_fu_1448 tmp_90_fmaxf_fu_1455 tmp_91_fmaxf_fu_1462 tmp_92_fmaxf_fu_1469 tmp_93_fmaxf_fu_1476 tmp_94_fmaxf_fu_1483 tmp_95_fmaxf_fu_1490 tmp_96_fmaxf_fu_1497 tmp_97_fmaxf_fu_1504 tmp_98_fmaxf_fu_1511 tmp_99_fmaxf_fu_1518 tmp_100_fmaxf_fu_1525 tmp_101_fmaxf_fu_1532 tmp_102_fmaxf_fu_1539 tmp_103_fmaxf_fu_1546 tmp_104_fmaxf_fu_1553 tmp_105_fmaxf_fu_1560 tmp_106_fmaxf_fu_1567 tmp_107_fmaxf_fu_1574 tmp_108_fmaxf_fu_1581 tmp_109_fmaxf_fu_1588 tmp_110_fmaxf_fu_1595 tmp_111_fmaxf_fu_1602 tmp_112_fmaxf_fu_1609 tmp_113_fmaxf_fu_1616 tmp_114_fmaxf_fu_1623 tmp_115_fmaxf_fu_1630 tmp_116_fmaxf_fu_1637 tmp_117_fmaxf_fu_1644 tmp_118_fmaxf_fu_1651 tmp_119_fmaxf_fu_1658 tmp_120_fmaxf_fu_1665 tmp_121_fmaxf_fu_1672 tmp_122_fmaxf_fu_1679 tmp_123_fmaxf_fu_1686 tmp_124_fmaxf_fu_1693} row_exp_bucket_sum_64_768_s grp_row_exp_bucket_sum_64_768_s_fu_652 f32_expf {grp_f32_expf_fu_2728 grp_f32_expf_fu_2734 grp_f32_expf_fu_2740 grp_f32_expf_fu_2746 grp_f32_expf_fu_2752 grp_f32_expf_fu_2758 grp_f32_expf_fu_2764 grp_f32_expf_fu_2770 grp_f32_expf_fu_2776 grp_f32_expf_fu_2782 grp_f32_expf_fu_2788 grp_f32_expf_fu_2794 grp_f32_expf_fu_2800 grp_f32_expf_fu_2806 grp_f32_expf_fu_2812 grp_f32_expf_fu_2818} row_norm_store_hls_64_768_s grp_row_norm_store_hls_64_768_s_fu_912 row_norm_store_hls_64_768_Pipeline_step_loop grp_row_norm_store_hls_64_768_Pipeline_step_loop_fu_786 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_2647 activation_accelerator_Pipeline_stage_0_load1 grp_activation_accelerator_Pipeline_stage_0_load1_fu_2656} INST2MODULE {activation_accelerator activation_accelerator grp_activation_accelerator_Pipeline_VITIS_LOOP_1114_1_fu_808 activation_accelerator_Pipeline_VITIS_LOOP_1114_1 grp_bf16_to_float_fu_940 bf16_to_float grp_bf16_to_float_fu_1074 bf16_to_float grp_activation_accelerator_Pipeline_stage_2_store_fu_1208 activation_accelerator_Pipeline_stage_2_store grp_float_add2_64_768_s_fu_1343 float_add2_64_768_s grp_f32_add_fu_2906 f32_add grp_f32_add_fu_2912 f32_add grp_f32_add_fu_2918 f32_add grp_f32_add_fu_2924 f32_add grp_f32_add_fu_2930 f32_add grp_f32_add_fu_2936 f32_add grp_f32_add_fu_2942 f32_add grp_f32_add_fu_2948 f32_add grp_f32_add_fu_2954 f32_add grp_f32_add_fu_2960 f32_add grp_f32_add_fu_2966 f32_add grp_f32_add_fu_2972 f32_add grp_f32_add_fu_2978 f32_add grp_f32_add_fu_2984 f32_add grp_f32_add_fu_2990 f32_add grp_f32_add_fu_2996 f32_add grp_f32_add_fu_3002 f32_add grp_f32_add_fu_3008 f32_add grp_f32_add_fu_3014 f32_add grp_f32_add_fu_3020 f32_add grp_f32_add_fu_3026 f32_add grp_f32_add_fu_3032 f32_add grp_f32_add_fu_3038 f32_add grp_f32_add_fu_3044 f32_add grp_f32_add_fu_3050 f32_add grp_f32_add_fu_3056 f32_add grp_f32_add_fu_3062 f32_add grp_f32_add_fu_3068 f32_add grp_f32_add_fu_3074 f32_add grp_f32_add_fu_3080 f32_add grp_f32_add_fu_3086 f32_add grp_f32_add_fu_3092 f32_add grp_f32_add_fu_3098 f32_add grp_f32_add_fu_3104 f32_add grp_f32_add_fu_3110 f32_add grp_f32_add_fu_3116 f32_add grp_f32_add_fu_3122 f32_add grp_f32_add_fu_3128 f32_add grp_f32_add_fu_3134 f32_add grp_f32_add_fu_3140 f32_add grp_f32_add_fu_3146 f32_add grp_f32_add_fu_3152 f32_add grp_f32_add_fu_3158 f32_add grp_f32_add_fu_3164 f32_add grp_f32_add_fu_3170 f32_add grp_f32_add_fu_3176 f32_add grp_f32_add_fu_3182 f32_add grp_f32_add_fu_3188 f32_add grp_f32_add_fu_3194 f32_add grp_f32_add_fu_3200 f32_add grp_f32_add_fu_3206 f32_add grp_f32_add_fu_3212 f32_add grp_f32_add_fu_3218 f32_add grp_f32_add_fu_3224 f32_add grp_f32_add_fu_3230 f32_add grp_f32_add_fu_3236 f32_add grp_f32_add_fu_3242 f32_add grp_f32_add_fu_3248 f32_add grp_f32_add_fu_3254 f32_add grp_f32_add_fu_3260 f32_add grp_f32_add_fu_3266 f32_add grp_f32_add_fu_3272 f32_add grp_f32_add_fu_3278 f32_add grp_f32_add_fu_3284 f32_add tmp_round_float32_to_bf16_ieee_fu_3290 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_3296 round_float32_to_bf16_ieee tmp_1949_round_float32_to_bf16_ieee_fu_3302 round_float32_to_bf16_ieee tmp_1950_round_float32_to_bf16_ieee_fu_3308 round_float32_to_bf16_ieee tmp_1951_round_float32_to_bf16_ieee_fu_3314 round_float32_to_bf16_ieee tmp_1952_round_float32_to_bf16_ieee_fu_3320 round_float32_to_bf16_ieee tmp_1953_round_float32_to_bf16_ieee_fu_3326 round_float32_to_bf16_ieee tmp_1954_round_float32_to_bf16_ieee_fu_3332 round_float32_to_bf16_ieee tmp_1955_round_float32_to_bf16_ieee_fu_3338 round_float32_to_bf16_ieee tmp_1956_round_float32_to_bf16_ieee_fu_3344 round_float32_to_bf16_ieee tmp_1957_round_float32_to_bf16_ieee_fu_3350 round_float32_to_bf16_ieee tmp_1958_round_float32_to_bf16_ieee_fu_3356 round_float32_to_bf16_ieee tmp_1959_round_float32_to_bf16_ieee_fu_3362 round_float32_to_bf16_ieee tmp_1960_round_float32_to_bf16_ieee_fu_3368 round_float32_to_bf16_ieee tmp_1961_round_float32_to_bf16_ieee_fu_3374 round_float32_to_bf16_ieee tmp_1962_round_float32_to_bf16_ieee_fu_3380 round_float32_to_bf16_ieee tmp_1963_round_float32_to_bf16_ieee_fu_3386 round_float32_to_bf16_ieee tmp_1964_round_float32_to_bf16_ieee_fu_3392 round_float32_to_bf16_ieee tmp_1965_round_float32_to_bf16_ieee_fu_3398 round_float32_to_bf16_ieee tmp_1966_round_float32_to_bf16_ieee_fu_3404 round_float32_to_bf16_ieee tmp_1967_round_float32_to_bf16_ieee_fu_3410 round_float32_to_bf16_ieee tmp_1968_round_float32_to_bf16_ieee_fu_3416 round_float32_to_bf16_ieee tmp_1969_round_float32_to_bf16_ieee_fu_3422 round_float32_to_bf16_ieee tmp_1970_round_float32_to_bf16_ieee_fu_3428 round_float32_to_bf16_ieee tmp_1971_round_float32_to_bf16_ieee_fu_3434 round_float32_to_bf16_ieee tmp_1972_round_float32_to_bf16_ieee_fu_3440 round_float32_to_bf16_ieee tmp_1973_round_float32_to_bf16_ieee_fu_3446 round_float32_to_bf16_ieee tmp_1974_round_float32_to_bf16_ieee_fu_3452 round_float32_to_bf16_ieee tmp_1975_round_float32_to_bf16_ieee_fu_3458 round_float32_to_bf16_ieee tmp_1976_round_float32_to_bf16_ieee_fu_3464 round_float32_to_bf16_ieee tmp_1977_round_float32_to_bf16_ieee_fu_3470 round_float32_to_bf16_ieee tmp_1978_round_float32_to_bf16_ieee_fu_3476 round_float32_to_bf16_ieee tmp_1979_round_float32_to_bf16_ieee_fu_3482 round_float32_to_bf16_ieee tmp_1980_round_float32_to_bf16_ieee_fu_3488 round_float32_to_bf16_ieee tmp_1981_round_float32_to_bf16_ieee_fu_3494 round_float32_to_bf16_ieee tmp_1982_round_float32_to_bf16_ieee_fu_3500 round_float32_to_bf16_ieee tmp_1983_round_float32_to_bf16_ieee_fu_3506 round_float32_to_bf16_ieee tmp_1984_round_float32_to_bf16_ieee_fu_3512 round_float32_to_bf16_ieee tmp_1985_round_float32_to_bf16_ieee_fu_3518 round_float32_to_bf16_ieee tmp_1986_round_float32_to_bf16_ieee_fu_3524 round_float32_to_bf16_ieee tmp_1987_round_float32_to_bf16_ieee_fu_3530 round_float32_to_bf16_ieee tmp_1988_round_float32_to_bf16_ieee_fu_3536 round_float32_to_bf16_ieee tmp_1989_round_float32_to_bf16_ieee_fu_3542 round_float32_to_bf16_ieee tmp_1990_round_float32_to_bf16_ieee_fu_3548 round_float32_to_bf16_ieee tmp_1991_round_float32_to_bf16_ieee_fu_3554 round_float32_to_bf16_ieee tmp_1992_round_float32_to_bf16_ieee_fu_3560 round_float32_to_bf16_ieee tmp_1993_round_float32_to_bf16_ieee_fu_3566 round_float32_to_bf16_ieee tmp_1994_round_float32_to_bf16_ieee_fu_3572 round_float32_to_bf16_ieee tmp_1995_round_float32_to_bf16_ieee_fu_3578 round_float32_to_bf16_ieee tmp_1996_round_float32_to_bf16_ieee_fu_3584 round_float32_to_bf16_ieee tmp_1997_round_float32_to_bf16_ieee_fu_3590 round_float32_to_bf16_ieee tmp_1998_round_float32_to_bf16_ieee_fu_3596 round_float32_to_bf16_ieee tmp_1999_round_float32_to_bf16_ieee_fu_3602 round_float32_to_bf16_ieee tmp_2000_round_float32_to_bf16_ieee_fu_3608 round_float32_to_bf16_ieee tmp_2001_round_float32_to_bf16_ieee_fu_3614 round_float32_to_bf16_ieee tmp_2002_round_float32_to_bf16_ieee_fu_3620 round_float32_to_bf16_ieee tmp_2003_round_float32_to_bf16_ieee_fu_3626 round_float32_to_bf16_ieee tmp_2004_round_float32_to_bf16_ieee_fu_3632 round_float32_to_bf16_ieee tmp_2005_round_float32_to_bf16_ieee_fu_3638 round_float32_to_bf16_ieee tmp_2006_round_float32_to_bf16_ieee_fu_3644 round_float32_to_bf16_ieee tmp_2007_round_float32_to_bf16_ieee_fu_3650 round_float32_to_bf16_ieee tmp_2008_round_float32_to_bf16_ieee_fu_3656 round_float32_to_bf16_ieee tmp_2009_round_float32_to_bf16_ieee_fu_3662 round_float32_to_bf16_ieee tmp_2010_round_float32_to_bf16_ieee_fu_3668 round_float32_to_bf16_ieee grp_float_Multiply2_64_768_s_fu_1603 float_Multiply2_64_768_s tmp_round_float32_to_bf16_ieee_fu_2912 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_2918 round_float32_to_bf16_ieee tmp_2011_round_float32_to_bf16_ieee_fu_2924 round_float32_to_bf16_ieee tmp_2012_round_float32_to_bf16_ieee_fu_2930 round_float32_to_bf16_ieee tmp_2013_round_float32_to_bf16_ieee_fu_2936 round_float32_to_bf16_ieee tmp_2014_round_float32_to_bf16_ieee_fu_2942 round_float32_to_bf16_ieee tmp_2015_round_float32_to_bf16_ieee_fu_2948 round_float32_to_bf16_ieee tmp_2016_round_float32_to_bf16_ieee_fu_2954 round_float32_to_bf16_ieee tmp_2017_round_float32_to_bf16_ieee_fu_2960 round_float32_to_bf16_ieee tmp_2018_round_float32_to_bf16_ieee_fu_2966 round_float32_to_bf16_ieee tmp_2019_round_float32_to_bf16_ieee_fu_2972 round_float32_to_bf16_ieee tmp_2020_round_float32_to_bf16_ieee_fu_2978 round_float32_to_bf16_ieee tmp_2021_round_float32_to_bf16_ieee_fu_2984 round_float32_to_bf16_ieee tmp_2022_round_float32_to_bf16_ieee_fu_2990 round_float32_to_bf16_ieee tmp_2023_round_float32_to_bf16_ieee_fu_2996 round_float32_to_bf16_ieee tmp_2024_round_float32_to_bf16_ieee_fu_3002 round_float32_to_bf16_ieee tmp_2025_round_float32_to_bf16_ieee_fu_3008 round_float32_to_bf16_ieee tmp_2026_round_float32_to_bf16_ieee_fu_3014 round_float32_to_bf16_ieee tmp_2027_round_float32_to_bf16_ieee_fu_3020 round_float32_to_bf16_ieee tmp_2028_round_float32_to_bf16_ieee_fu_3026 round_float32_to_bf16_ieee tmp_2029_round_float32_to_bf16_ieee_fu_3032 round_float32_to_bf16_ieee tmp_2030_round_float32_to_bf16_ieee_fu_3038 round_float32_to_bf16_ieee tmp_2031_round_float32_to_bf16_ieee_fu_3044 round_float32_to_bf16_ieee tmp_2032_round_float32_to_bf16_ieee_fu_3050 round_float32_to_bf16_ieee tmp_2033_round_float32_to_bf16_ieee_fu_3056 round_float32_to_bf16_ieee tmp_2034_round_float32_to_bf16_ieee_fu_3062 round_float32_to_bf16_ieee tmp_2035_round_float32_to_bf16_ieee_fu_3068 round_float32_to_bf16_ieee tmp_2036_round_float32_to_bf16_ieee_fu_3074 round_float32_to_bf16_ieee tmp_2037_round_float32_to_bf16_ieee_fu_3080 round_float32_to_bf16_ieee tmp_2038_round_float32_to_bf16_ieee_fu_3086 round_float32_to_bf16_ieee tmp_2039_round_float32_to_bf16_ieee_fu_3092 round_float32_to_bf16_ieee tmp_2040_round_float32_to_bf16_ieee_fu_3098 round_float32_to_bf16_ieee tmp_2041_round_float32_to_bf16_ieee_fu_3104 round_float32_to_bf16_ieee tmp_2042_round_float32_to_bf16_ieee_fu_3110 round_float32_to_bf16_ieee tmp_2043_round_float32_to_bf16_ieee_fu_3116 round_float32_to_bf16_ieee tmp_2044_round_float32_to_bf16_ieee_fu_3122 round_float32_to_bf16_ieee tmp_2045_round_float32_to_bf16_ieee_fu_3128 round_float32_to_bf16_ieee tmp_2046_round_float32_to_bf16_ieee_fu_3134 round_float32_to_bf16_ieee tmp_2047_round_float32_to_bf16_ieee_fu_3140 round_float32_to_bf16_ieee tmp_2048_round_float32_to_bf16_ieee_fu_3146 round_float32_to_bf16_ieee tmp_2049_round_float32_to_bf16_ieee_fu_3152 round_float32_to_bf16_ieee tmp_2050_round_float32_to_bf16_ieee_fu_3158 round_float32_to_bf16_ieee tmp_2051_round_float32_to_bf16_ieee_fu_3164 round_float32_to_bf16_ieee tmp_2052_round_float32_to_bf16_ieee_fu_3170 round_float32_to_bf16_ieee tmp_2053_round_float32_to_bf16_ieee_fu_3176 round_float32_to_bf16_ieee tmp_2054_round_float32_to_bf16_ieee_fu_3182 round_float32_to_bf16_ieee tmp_2055_round_float32_to_bf16_ieee_fu_3188 round_float32_to_bf16_ieee tmp_2056_round_float32_to_bf16_ieee_fu_3194 round_float32_to_bf16_ieee tmp_2057_round_float32_to_bf16_ieee_fu_3200 round_float32_to_bf16_ieee tmp_2058_round_float32_to_bf16_ieee_fu_3206 round_float32_to_bf16_ieee tmp_2059_round_float32_to_bf16_ieee_fu_3212 round_float32_to_bf16_ieee tmp_2060_round_float32_to_bf16_ieee_fu_3218 round_float32_to_bf16_ieee tmp_2061_round_float32_to_bf16_ieee_fu_3224 round_float32_to_bf16_ieee tmp_2062_round_float32_to_bf16_ieee_fu_3230 round_float32_to_bf16_ieee tmp_2063_round_float32_to_bf16_ieee_fu_3236 round_float32_to_bf16_ieee tmp_2064_round_float32_to_bf16_ieee_fu_3242 round_float32_to_bf16_ieee tmp_2065_round_float32_to_bf16_ieee_fu_3248 round_float32_to_bf16_ieee tmp_2066_round_float32_to_bf16_ieee_fu_3254 round_float32_to_bf16_ieee tmp_2067_round_float32_to_bf16_ieee_fu_3260 round_float32_to_bf16_ieee tmp_2068_round_float32_to_bf16_ieee_fu_3266 round_float32_to_bf16_ieee tmp_2069_round_float32_to_bf16_ieee_fu_3272 round_float32_to_bf16_ieee tmp_2070_round_float32_to_bf16_ieee_fu_3278 round_float32_to_bf16_ieee tmp_2071_round_float32_to_bf16_ieee_fu_3284 round_float32_to_bf16_ieee tmp_2072_round_float32_to_bf16_ieee_fu_3290 round_float32_to_bf16_ieee grp_float_silu2_fu_1863 float_silu2 grp_float_rms_norm3_fu_2059 float_rms_norm3 grp_square_fu_524 square grp_square_Pipeline_sum_square_fu_392 square_Pipeline_sum_square grp_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_fu_656 float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 tmp_s_round_float32_to_bf16_ieee_fu_2466 round_float32_to_bf16_ieee tmp_1824_round_float32_to_bf16_ieee_fu_2472 round_float32_to_bf16_ieee tmp_1825_round_float32_to_bf16_ieee_fu_2478 round_float32_to_bf16_ieee tmp_1826_round_float32_to_bf16_ieee_fu_2484 round_float32_to_bf16_ieee tmp_1827_round_float32_to_bf16_ieee_fu_2490 round_float32_to_bf16_ieee tmp_1828_round_float32_to_bf16_ieee_fu_2496 round_float32_to_bf16_ieee tmp_1829_round_float32_to_bf16_ieee_fu_2502 round_float32_to_bf16_ieee tmp_1830_round_float32_to_bf16_ieee_fu_2508 round_float32_to_bf16_ieee tmp_1831_round_float32_to_bf16_ieee_fu_2514 round_float32_to_bf16_ieee tmp_1832_round_float32_to_bf16_ieee_fu_2520 round_float32_to_bf16_ieee tmp_1833_round_float32_to_bf16_ieee_fu_2526 round_float32_to_bf16_ieee tmp_1834_round_float32_to_bf16_ieee_fu_2532 round_float32_to_bf16_ieee tmp_1835_round_float32_to_bf16_ieee_fu_2538 round_float32_to_bf16_ieee tmp_1836_round_float32_to_bf16_ieee_fu_2544 round_float32_to_bf16_ieee tmp_1837_round_float32_to_bf16_ieee_fu_2550 round_float32_to_bf16_ieee tmp_1838_round_float32_to_bf16_ieee_fu_2556 round_float32_to_bf16_ieee tmp_1839_round_float32_to_bf16_ieee_fu_2562 round_float32_to_bf16_ieee tmp_1840_round_float32_to_bf16_ieee_fu_2568 round_float32_to_bf16_ieee tmp_1841_round_float32_to_bf16_ieee_fu_2574 round_float32_to_bf16_ieee tmp_1842_round_float32_to_bf16_ieee_fu_2580 round_float32_to_bf16_ieee tmp_1843_round_float32_to_bf16_ieee_fu_2586 round_float32_to_bf16_ieee tmp_1844_round_float32_to_bf16_ieee_fu_2592 round_float32_to_bf16_ieee tmp_1845_round_float32_to_bf16_ieee_fu_2598 round_float32_to_bf16_ieee tmp_1846_round_float32_to_bf16_ieee_fu_2604 round_float32_to_bf16_ieee tmp_1847_round_float32_to_bf16_ieee_fu_2610 round_float32_to_bf16_ieee tmp_1848_round_float32_to_bf16_ieee_fu_2616 round_float32_to_bf16_ieee tmp_1849_round_float32_to_bf16_ieee_fu_2622 round_float32_to_bf16_ieee tmp_1850_round_float32_to_bf16_ieee_fu_2628 round_float32_to_bf16_ieee tmp_1851_round_float32_to_bf16_ieee_fu_2634 round_float32_to_bf16_ieee tmp_1852_round_float32_to_bf16_ieee_fu_2640 round_float32_to_bf16_ieee tmp_1853_round_float32_to_bf16_ieee_fu_2646 round_float32_to_bf16_ieee tmp_1854_round_float32_to_bf16_ieee_fu_2652 round_float32_to_bf16_ieee tmp_1855_round_float32_to_bf16_ieee_fu_2658 round_float32_to_bf16_ieee tmp_1856_round_float32_to_bf16_ieee_fu_2664 round_float32_to_bf16_ieee tmp_1857_round_float32_to_bf16_ieee_fu_2670 round_float32_to_bf16_ieee tmp_1858_round_float32_to_bf16_ieee_fu_2676 round_float32_to_bf16_ieee tmp_1859_round_float32_to_bf16_ieee_fu_2682 round_float32_to_bf16_ieee tmp_1860_round_float32_to_bf16_ieee_fu_2688 round_float32_to_bf16_ieee tmp_1861_round_float32_to_bf16_ieee_fu_2694 round_float32_to_bf16_ieee tmp_1862_round_float32_to_bf16_ieee_fu_2700 round_float32_to_bf16_ieee tmp_1863_round_float32_to_bf16_ieee_fu_2706 round_float32_to_bf16_ieee tmp_1864_round_float32_to_bf16_ieee_fu_2712 round_float32_to_bf16_ieee tmp_1865_round_float32_to_bf16_ieee_fu_2718 round_float32_to_bf16_ieee tmp_1866_round_float32_to_bf16_ieee_fu_2724 round_float32_to_bf16_ieee tmp_1867_round_float32_to_bf16_ieee_fu_2730 round_float32_to_bf16_ieee tmp_1868_round_float32_to_bf16_ieee_fu_2736 round_float32_to_bf16_ieee tmp_1869_round_float32_to_bf16_ieee_fu_2742 round_float32_to_bf16_ieee tmp_1870_round_float32_to_bf16_ieee_fu_2748 round_float32_to_bf16_ieee tmp_1871_round_float32_to_bf16_ieee_fu_2754 round_float32_to_bf16_ieee tmp_1872_round_float32_to_bf16_ieee_fu_2760 round_float32_to_bf16_ieee tmp_1873_round_float32_to_bf16_ieee_fu_2766 round_float32_to_bf16_ieee tmp_1874_round_float32_to_bf16_ieee_fu_2772 round_float32_to_bf16_ieee tmp_1875_round_float32_to_bf16_ieee_fu_2778 round_float32_to_bf16_ieee tmp_1876_round_float32_to_bf16_ieee_fu_2784 round_float32_to_bf16_ieee tmp_1877_round_float32_to_bf16_ieee_fu_2790 round_float32_to_bf16_ieee tmp_1878_round_float32_to_bf16_ieee_fu_2796 round_float32_to_bf16_ieee tmp_1879_round_float32_to_bf16_ieee_fu_2802 round_float32_to_bf16_ieee tmp_1880_round_float32_to_bf16_ieee_fu_2808 round_float32_to_bf16_ieee tmp_1881_round_float32_to_bf16_ieee_fu_2814 round_float32_to_bf16_ieee tmp_1882_round_float32_to_bf16_ieee_fu_2820 round_float32_to_bf16_ieee tmp_1883_round_float32_to_bf16_ieee_fu_2826 round_float32_to_bf16_ieee tmp_1884_round_float32_to_bf16_ieee_fu_2832 round_float32_to_bf16_ieee tmp_1885_round_float32_to_bf16_ieee_fu_2838 round_float32_to_bf16_ieee tmp_1886_round_float32_to_bf16_ieee_fu_2844 round_float32_to_bf16_ieee grp_float_layer_norm3_fu_2255 float_layer_norm3 grp_square_fu_784 square grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916 float_layer_norm3_Pipeline_mean_blocks_layer_norm3 grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112 float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 tmp_round_float32_to_bf16_ieee_fu_2978 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_2984 round_float32_to_bf16_ieee tmp_1887_round_float32_to_bf16_ieee_fu_2990 round_float32_to_bf16_ieee tmp_1888_round_float32_to_bf16_ieee_fu_2996 round_float32_to_bf16_ieee tmp_1889_round_float32_to_bf16_ieee_fu_3002 round_float32_to_bf16_ieee tmp_1890_round_float32_to_bf16_ieee_fu_3008 round_float32_to_bf16_ieee tmp_1891_round_float32_to_bf16_ieee_fu_3014 round_float32_to_bf16_ieee tmp_1892_round_float32_to_bf16_ieee_fu_3020 round_float32_to_bf16_ieee tmp_1893_round_float32_to_bf16_ieee_fu_3026 round_float32_to_bf16_ieee tmp_1894_round_float32_to_bf16_ieee_fu_3032 round_float32_to_bf16_ieee tmp_1895_round_float32_to_bf16_ieee_fu_3038 round_float32_to_bf16_ieee tmp_1896_round_float32_to_bf16_ieee_fu_3044 round_float32_to_bf16_ieee tmp_1897_round_float32_to_bf16_ieee_fu_3050 round_float32_to_bf16_ieee tmp_1898_round_float32_to_bf16_ieee_fu_3056 round_float32_to_bf16_ieee tmp_1899_round_float32_to_bf16_ieee_fu_3062 round_float32_to_bf16_ieee tmp_1900_round_float32_to_bf16_ieee_fu_3068 round_float32_to_bf16_ieee tmp_1901_round_float32_to_bf16_ieee_fu_3074 round_float32_to_bf16_ieee tmp_1902_round_float32_to_bf16_ieee_fu_3080 round_float32_to_bf16_ieee tmp_1903_round_float32_to_bf16_ieee_fu_3086 round_float32_to_bf16_ieee tmp_1904_round_float32_to_bf16_ieee_fu_3092 round_float32_to_bf16_ieee tmp_1905_round_float32_to_bf16_ieee_fu_3098 round_float32_to_bf16_ieee tmp_1906_round_float32_to_bf16_ieee_fu_3104 round_float32_to_bf16_ieee tmp_1907_round_float32_to_bf16_ieee_fu_3110 round_float32_to_bf16_ieee tmp_1908_round_float32_to_bf16_ieee_fu_3116 round_float32_to_bf16_ieee tmp_1909_round_float32_to_bf16_ieee_fu_3122 round_float32_to_bf16_ieee tmp_1910_round_float32_to_bf16_ieee_fu_3128 round_float32_to_bf16_ieee tmp_1911_round_float32_to_bf16_ieee_fu_3134 round_float32_to_bf16_ieee tmp_1912_round_float32_to_bf16_ieee_fu_3140 round_float32_to_bf16_ieee tmp_1913_round_float32_to_bf16_ieee_fu_3146 round_float32_to_bf16_ieee tmp_1914_round_float32_to_bf16_ieee_fu_3152 round_float32_to_bf16_ieee tmp_1915_round_float32_to_bf16_ieee_fu_3158 round_float32_to_bf16_ieee tmp_1916_round_float32_to_bf16_ieee_fu_3164 round_float32_to_bf16_ieee tmp_1917_round_float32_to_bf16_ieee_fu_3170 round_float32_to_bf16_ieee tmp_1918_round_float32_to_bf16_ieee_fu_3176 round_float32_to_bf16_ieee tmp_1919_round_float32_to_bf16_ieee_fu_3182 round_float32_to_bf16_ieee tmp_1920_round_float32_to_bf16_ieee_fu_3188 round_float32_to_bf16_ieee tmp_1921_round_float32_to_bf16_ieee_fu_3194 round_float32_to_bf16_ieee tmp_1922_round_float32_to_bf16_ieee_fu_3200 round_float32_to_bf16_ieee tmp_1923_round_float32_to_bf16_ieee_fu_3206 round_float32_to_bf16_ieee tmp_1924_round_float32_to_bf16_ieee_fu_3212 round_float32_to_bf16_ieee tmp_1925_round_float32_to_bf16_ieee_fu_3218 round_float32_to_bf16_ieee tmp_1926_round_float32_to_bf16_ieee_fu_3224 round_float32_to_bf16_ieee tmp_1927_round_float32_to_bf16_ieee_fu_3230 round_float32_to_bf16_ieee tmp_1928_round_float32_to_bf16_ieee_fu_3236 round_float32_to_bf16_ieee tmp_1929_round_float32_to_bf16_ieee_fu_3242 round_float32_to_bf16_ieee tmp_1930_round_float32_to_bf16_ieee_fu_3248 round_float32_to_bf16_ieee tmp_1931_round_float32_to_bf16_ieee_fu_3254 round_float32_to_bf16_ieee tmp_1932_round_float32_to_bf16_ieee_fu_3260 round_float32_to_bf16_ieee tmp_1933_round_float32_to_bf16_ieee_fu_3266 round_float32_to_bf16_ieee tmp_1934_round_float32_to_bf16_ieee_fu_3272 round_float32_to_bf16_ieee tmp_1935_round_float32_to_bf16_ieee_fu_3278 round_float32_to_bf16_ieee tmp_1936_round_float32_to_bf16_ieee_fu_3284 round_float32_to_bf16_ieee tmp_1937_round_float32_to_bf16_ieee_fu_3290 round_float32_to_bf16_ieee tmp_1938_round_float32_to_bf16_ieee_fu_3296 round_float32_to_bf16_ieee tmp_1939_round_float32_to_bf16_ieee_fu_3302 round_float32_to_bf16_ieee tmp_1940_round_float32_to_bf16_ieee_fu_3308 round_float32_to_bf16_ieee tmp_1941_round_float32_to_bf16_ieee_fu_3314 round_float32_to_bf16_ieee tmp_1942_round_float32_to_bf16_ieee_fu_3320 round_float32_to_bf16_ieee tmp_1943_round_float32_to_bf16_ieee_fu_3326 round_float32_to_bf16_ieee tmp_1944_round_float32_to_bf16_ieee_fu_3332 round_float32_to_bf16_ieee tmp_1945_round_float32_to_bf16_ieee_fu_3338 round_float32_to_bf16_ieee tmp_1946_round_float32_to_bf16_ieee_fu_3344 round_float32_to_bf16_ieee tmp_1947_round_float32_to_bf16_ieee_fu_3350 round_float32_to_bf16_ieee tmp_1948_round_float32_to_bf16_ieee_fu_3356 round_float32_to_bf16_ieee grp_float_safe_softmax3_64_768_s_fu_2451 float_safe_softmax3_64_768_s grp_row_max_hls_64_768_s_fu_520 row_max_hls_64_768_s tmp_fmaxf_fu_1252 fmaxf tmp_s_fmaxf_fu_1259 fmaxf tmp_63_fmaxf_fu_1266 fmaxf tmp_64_fmaxf_fu_1273 fmaxf tmp_65_fmaxf_fu_1280 fmaxf tmp_66_fmaxf_fu_1287 fmaxf tmp_67_fmaxf_fu_1294 fmaxf tmp_68_fmaxf_fu_1301 fmaxf tmp_69_fmaxf_fu_1308 fmaxf tmp_70_fmaxf_fu_1315 fmaxf tmp_71_fmaxf_fu_1322 fmaxf tmp_72_fmaxf_fu_1329 fmaxf tmp_73_fmaxf_fu_1336 fmaxf tmp_74_fmaxf_fu_1343 fmaxf tmp_75_fmaxf_fu_1350 fmaxf tmp_76_fmaxf_fu_1357 fmaxf tmp_77_fmaxf_fu_1364 fmaxf tmp_78_fmaxf_fu_1371 fmaxf tmp_79_fmaxf_fu_1378 fmaxf tmp_80_fmaxf_fu_1385 fmaxf tmp_81_fmaxf_fu_1392 fmaxf tmp_82_fmaxf_fu_1399 fmaxf tmp_83_fmaxf_fu_1406 fmaxf tmp_84_fmaxf_fu_1413 fmaxf tmp_85_fmaxf_fu_1420 fmaxf tmp_86_fmaxf_fu_1427 fmaxf tmp_87_fmaxf_fu_1434 fmaxf tmp_88_fmaxf_fu_1441 fmaxf tmp_89_fmaxf_fu_1448 fmaxf tmp_90_fmaxf_fu_1455 fmaxf tmp_91_fmaxf_fu_1462 fmaxf tmp_92_fmaxf_fu_1469 fmaxf tmp_93_fmaxf_fu_1476 fmaxf tmp_94_fmaxf_fu_1483 fmaxf tmp_95_fmaxf_fu_1490 fmaxf tmp_96_fmaxf_fu_1497 fmaxf tmp_97_fmaxf_fu_1504 fmaxf tmp_98_fmaxf_fu_1511 fmaxf tmp_99_fmaxf_fu_1518 fmaxf tmp_100_fmaxf_fu_1525 fmaxf tmp_101_fmaxf_fu_1532 fmaxf tmp_102_fmaxf_fu_1539 fmaxf tmp_103_fmaxf_fu_1546 fmaxf tmp_104_fmaxf_fu_1553 fmaxf tmp_105_fmaxf_fu_1560 fmaxf tmp_106_fmaxf_fu_1567 fmaxf tmp_107_fmaxf_fu_1574 fmaxf tmp_108_fmaxf_fu_1581 fmaxf tmp_109_fmaxf_fu_1588 fmaxf tmp_110_fmaxf_fu_1595 fmaxf tmp_111_fmaxf_fu_1602 fmaxf tmp_112_fmaxf_fu_1609 fmaxf tmp_113_fmaxf_fu_1616 fmaxf tmp_114_fmaxf_fu_1623 fmaxf tmp_115_fmaxf_fu_1630 fmaxf tmp_116_fmaxf_fu_1637 fmaxf tmp_117_fmaxf_fu_1644 fmaxf tmp_118_fmaxf_fu_1651 fmaxf tmp_119_fmaxf_fu_1658 fmaxf tmp_120_fmaxf_fu_1665 fmaxf tmp_121_fmaxf_fu_1672 fmaxf tmp_122_fmaxf_fu_1679 fmaxf tmp_123_fmaxf_fu_1686 fmaxf tmp_124_fmaxf_fu_1693 fmaxf grp_row_exp_bucket_sum_64_768_s_fu_652 row_exp_bucket_sum_64_768_s grp_f32_expf_fu_2728 f32_expf grp_f32_expf_fu_2734 f32_expf grp_f32_expf_fu_2740 f32_expf grp_f32_expf_fu_2746 f32_expf grp_f32_expf_fu_2752 f32_expf grp_f32_expf_fu_2758 f32_expf grp_f32_expf_fu_2764 f32_expf grp_f32_expf_fu_2770 f32_expf grp_f32_expf_fu_2776 f32_expf grp_f32_expf_fu_2782 f32_expf grp_f32_expf_fu_2788 f32_expf grp_f32_expf_fu_2794 f32_expf grp_f32_expf_fu_2800 f32_expf grp_f32_expf_fu_2806 f32_expf grp_f32_expf_fu_2812 f32_expf grp_f32_expf_fu_2818 f32_expf grp_f32_add_fu_2872 f32_add grp_f32_add_fu_2878 f32_add grp_f32_add_fu_2884 f32_add grp_f32_add_fu_2890 f32_add grp_f32_add_fu_2896 f32_add grp_f32_add_fu_2902 f32_add grp_f32_add_fu_2908 f32_add grp_f32_add_fu_2914 f32_add grp_f32_add_fu_2920 f32_add grp_f32_add_fu_2926 f32_add grp_f32_add_fu_2932 f32_add grp_f32_add_fu_2938 f32_add grp_f32_add_fu_2944 f32_add grp_f32_add_fu_2950 f32_add grp_f32_add_fu_2956 f32_add grp_f32_add_fu_2962 f32_add grp_row_norm_store_hls_64_768_s_fu_912 row_norm_store_hls_64_768_s grp_row_norm_store_hls_64_768_Pipeline_step_loop_fu_786 row_norm_store_hls_64_768_Pipeline_step_loop tmp_round_float32_to_bf16_ieee_fu_2466 round_float32_to_bf16_ieee tmp_1_round_float32_to_bf16_ieee_fu_2472 round_float32_to_bf16_ieee tmp_2_round_float32_to_bf16_ieee_fu_2478 round_float32_to_bf16_ieee tmp_3_round_float32_to_bf16_ieee_fu_2484 round_float32_to_bf16_ieee tmp_4_round_float32_to_bf16_ieee_fu_2490 round_float32_to_bf16_ieee tmp_5_round_float32_to_bf16_ieee_fu_2496 round_float32_to_bf16_ieee tmp_6_round_float32_to_bf16_ieee_fu_2502 round_float32_to_bf16_ieee tmp_7_round_float32_to_bf16_ieee_fu_2508 round_float32_to_bf16_ieee tmp_8_round_float32_to_bf16_ieee_fu_2514 round_float32_to_bf16_ieee tmp_9_round_float32_to_bf16_ieee_fu_2520 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_2526 round_float32_to_bf16_ieee tmp_10_round_float32_to_bf16_ieee_fu_2532 round_float32_to_bf16_ieee tmp_11_round_float32_to_bf16_ieee_fu_2538 round_float32_to_bf16_ieee tmp_12_round_float32_to_bf16_ieee_fu_2544 round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_2550 round_float32_to_bf16_ieee tmp_14_round_float32_to_bf16_ieee_fu_2556 round_float32_to_bf16_ieee tmp_15_round_float32_to_bf16_ieee_fu_2562 round_float32_to_bf16_ieee tmp_16_round_float32_to_bf16_ieee_fu_2568 round_float32_to_bf16_ieee tmp_17_round_float32_to_bf16_ieee_fu_2574 round_float32_to_bf16_ieee tmp_18_round_float32_to_bf16_ieee_fu_2580 round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_2586 round_float32_to_bf16_ieee tmp_20_round_float32_to_bf16_ieee_fu_2592 round_float32_to_bf16_ieee tmp_21_round_float32_to_bf16_ieee_fu_2598 round_float32_to_bf16_ieee tmp_22_round_float32_to_bf16_ieee_fu_2604 round_float32_to_bf16_ieee tmp_23_round_float32_to_bf16_ieee_fu_2610 round_float32_to_bf16_ieee tmp_24_round_float32_to_bf16_ieee_fu_2616 round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_2622 round_float32_to_bf16_ieee tmp_26_round_float32_to_bf16_ieee_fu_2628 round_float32_to_bf16_ieee tmp_27_round_float32_to_bf16_ieee_fu_2634 round_float32_to_bf16_ieee tmp_28_round_float32_to_bf16_ieee_fu_2640 round_float32_to_bf16_ieee tmp_29_round_float32_to_bf16_ieee_fu_2646 round_float32_to_bf16_ieee tmp_30_round_float32_to_bf16_ieee_fu_2652 round_float32_to_bf16_ieee tmp_31_round_float32_to_bf16_ieee_fu_2658 round_float32_to_bf16_ieee tmp_32_round_float32_to_bf16_ieee_fu_2664 round_float32_to_bf16_ieee tmp_33_round_float32_to_bf16_ieee_fu_2670 round_float32_to_bf16_ieee tmp_34_round_float32_to_bf16_ieee_fu_2676 round_float32_to_bf16_ieee tmp_35_round_float32_to_bf16_ieee_fu_2682 round_float32_to_bf16_ieee tmp_36_round_float32_to_bf16_ieee_fu_2688 round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_2694 round_float32_to_bf16_ieee tmp_38_round_float32_to_bf16_ieee_fu_2700 round_float32_to_bf16_ieee tmp_39_round_float32_to_bf16_ieee_fu_2706 round_float32_to_bf16_ieee tmp_40_round_float32_to_bf16_ieee_fu_2712 round_float32_to_bf16_ieee tmp_41_round_float32_to_bf16_ieee_fu_2718 round_float32_to_bf16_ieee tmp_42_round_float32_to_bf16_ieee_fu_2724 round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_2730 round_float32_to_bf16_ieee tmp_44_round_float32_to_bf16_ieee_fu_2736 round_float32_to_bf16_ieee tmp_45_round_float32_to_bf16_ieee_fu_2742 round_float32_to_bf16_ieee tmp_46_round_float32_to_bf16_ieee_fu_2748 round_float32_to_bf16_ieee tmp_47_round_float32_to_bf16_ieee_fu_2754 round_float32_to_bf16_ieee tmp_48_round_float32_to_bf16_ieee_fu_2760 round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_2766 round_float32_to_bf16_ieee tmp_50_round_float32_to_bf16_ieee_fu_2772 round_float32_to_bf16_ieee tmp_51_round_float32_to_bf16_ieee_fu_2778 round_float32_to_bf16_ieee tmp_52_round_float32_to_bf16_ieee_fu_2784 round_float32_to_bf16_ieee tmp_53_round_float32_to_bf16_ieee_fu_2790 round_float32_to_bf16_ieee tmp_54_round_float32_to_bf16_ieee_fu_2796 round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_2802 round_float32_to_bf16_ieee tmp_56_round_float32_to_bf16_ieee_fu_2808 round_float32_to_bf16_ieee tmp_57_round_float32_to_bf16_ieee_fu_2814 round_float32_to_bf16_ieee tmp_58_round_float32_to_bf16_ieee_fu_2820 round_float32_to_bf16_ieee tmp_59_round_float32_to_bf16_ieee_fu_2826 round_float32_to_bf16_ieee tmp_60_round_float32_to_bf16_ieee_fu_2832 round_float32_to_bf16_ieee tmp_61_round_float32_to_bf16_ieee_fu_2838 round_float32_to_bf16_ieee tmp_62_round_float32_to_bf16_ieee_fu_2844 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_stage_0_load0_fu_2647 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load1_fu_2656 activation_accelerator_Pipeline_stage_0_load1} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_activation_accelerator_Pipeline_VITIS_LOOP_1114_1_fu_808 grp_bf16_to_float_fu_940 grp_bf16_to_float_fu_1074 grp_activation_accelerator_Pipeline_stage_2_store_fu_1208 grp_float_add2_64_768_s_fu_1343 grp_float_Multiply2_64_768_s_fu_1603 grp_float_silu2_fu_1863 grp_float_rms_norm3_fu_2059 grp_float_layer_norm3_fu_2255 grp_float_safe_softmax3_64_768_s_fu_2451 grp_activation_accelerator_Pipeline_stage_0_load0_fu_2647 grp_activation_accelerator_Pipeline_stage_0_load1_fu_2656}} grp_activation_accelerator_Pipeline_VITIS_LOOP_1114_1_fu_808 {DEPTH 2 CHILDREN {}} grp_bf16_to_float_fu_940 {DEPTH 2 CHILDREN {}} grp_bf16_to_float_fu_1074 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_1208 {DEPTH 2 CHILDREN {}} grp_float_add2_64_768_s_fu_1343 {DEPTH 2 CHILDREN {grp_f32_add_fu_2906 grp_f32_add_fu_2912 grp_f32_add_fu_2918 grp_f32_add_fu_2924 grp_f32_add_fu_2930 grp_f32_add_fu_2936 grp_f32_add_fu_2942 grp_f32_add_fu_2948 grp_f32_add_fu_2954 grp_f32_add_fu_2960 grp_f32_add_fu_2966 grp_f32_add_fu_2972 grp_f32_add_fu_2978 grp_f32_add_fu_2984 grp_f32_add_fu_2990 grp_f32_add_fu_2996 grp_f32_add_fu_3002 grp_f32_add_fu_3008 grp_f32_add_fu_3014 grp_f32_add_fu_3020 grp_f32_add_fu_3026 grp_f32_add_fu_3032 grp_f32_add_fu_3038 grp_f32_add_fu_3044 grp_f32_add_fu_3050 grp_f32_add_fu_3056 grp_f32_add_fu_3062 grp_f32_add_fu_3068 grp_f32_add_fu_3074 grp_f32_add_fu_3080 grp_f32_add_fu_3086 grp_f32_add_fu_3092 grp_f32_add_fu_3098 grp_f32_add_fu_3104 grp_f32_add_fu_3110 grp_f32_add_fu_3116 grp_f32_add_fu_3122 grp_f32_add_fu_3128 grp_f32_add_fu_3134 grp_f32_add_fu_3140 grp_f32_add_fu_3146 grp_f32_add_fu_3152 grp_f32_add_fu_3158 grp_f32_add_fu_3164 grp_f32_add_fu_3170 grp_f32_add_fu_3176 grp_f32_add_fu_3182 grp_f32_add_fu_3188 grp_f32_add_fu_3194 grp_f32_add_fu_3200 grp_f32_add_fu_3206 grp_f32_add_fu_3212 grp_f32_add_fu_3218 grp_f32_add_fu_3224 grp_f32_add_fu_3230 grp_f32_add_fu_3236 grp_f32_add_fu_3242 grp_f32_add_fu_3248 grp_f32_add_fu_3254 grp_f32_add_fu_3260 grp_f32_add_fu_3266 grp_f32_add_fu_3272 grp_f32_add_fu_3278 grp_f32_add_fu_3284 tmp_round_float32_to_bf16_ieee_fu_3290 tmp_s_round_float32_to_bf16_ieee_fu_3296 tmp_1949_round_float32_to_bf16_ieee_fu_3302 tmp_1950_round_float32_to_bf16_ieee_fu_3308 tmp_1951_round_float32_to_bf16_ieee_fu_3314 tmp_1952_round_float32_to_bf16_ieee_fu_3320 tmp_1953_round_float32_to_bf16_ieee_fu_3326 tmp_1954_round_float32_to_bf16_ieee_fu_3332 tmp_1955_round_float32_to_bf16_ieee_fu_3338 tmp_1956_round_float32_to_bf16_ieee_fu_3344 tmp_1957_round_float32_to_bf16_ieee_fu_3350 tmp_1958_round_float32_to_bf16_ieee_fu_3356 tmp_1959_round_float32_to_bf16_ieee_fu_3362 tmp_1960_round_float32_to_bf16_ieee_fu_3368 tmp_1961_round_float32_to_bf16_ieee_fu_3374 tmp_1962_round_float32_to_bf16_ieee_fu_3380 tmp_1963_round_float32_to_bf16_ieee_fu_3386 tmp_1964_round_float32_to_bf16_ieee_fu_3392 tmp_1965_round_float32_to_bf16_ieee_fu_3398 tmp_1966_round_float32_to_bf16_ieee_fu_3404 tmp_1967_round_float32_to_bf16_ieee_fu_3410 tmp_1968_round_float32_to_bf16_ieee_fu_3416 tmp_1969_round_float32_to_bf16_ieee_fu_3422 tmp_1970_round_float32_to_bf16_ieee_fu_3428 tmp_1971_round_float32_to_bf16_ieee_fu_3434 tmp_1972_round_float32_to_bf16_ieee_fu_3440 tmp_1973_round_float32_to_bf16_ieee_fu_3446 tmp_1974_round_float32_to_bf16_ieee_fu_3452 tmp_1975_round_float32_to_bf16_ieee_fu_3458 tmp_1976_round_float32_to_bf16_ieee_fu_3464 tmp_1977_round_float32_to_bf16_ieee_fu_3470 tmp_1978_round_float32_to_bf16_ieee_fu_3476 tmp_1979_round_float32_to_bf16_ieee_fu_3482 tmp_1980_round_float32_to_bf16_ieee_fu_3488 tmp_1981_round_float32_to_bf16_ieee_fu_3494 tmp_1982_round_float32_to_bf16_ieee_fu_3500 tmp_1983_round_float32_to_bf16_ieee_fu_3506 tmp_1984_round_float32_to_bf16_ieee_fu_3512 tmp_1985_round_float32_to_bf16_ieee_fu_3518 tmp_1986_round_float32_to_bf16_ieee_fu_3524 tmp_1987_round_float32_to_bf16_ieee_fu_3530 tmp_1988_round_float32_to_bf16_ieee_fu_3536 tmp_1989_round_float32_to_bf16_ieee_fu_3542 tmp_1990_round_float32_to_bf16_ieee_fu_3548 tmp_1991_round_float32_to_bf16_ieee_fu_3554 tmp_1992_round_float32_to_bf16_ieee_fu_3560 tmp_1993_round_float32_to_bf16_ieee_fu_3566 tmp_1994_round_float32_to_bf16_ieee_fu_3572 tmp_1995_round_float32_to_bf16_ieee_fu_3578 tmp_1996_round_float32_to_bf16_ieee_fu_3584 tmp_1997_round_float32_to_bf16_ieee_fu_3590 tmp_1998_round_float32_to_bf16_ieee_fu_3596 tmp_1999_round_float32_to_bf16_ieee_fu_3602 tmp_2000_round_float32_to_bf16_ieee_fu_3608 tmp_2001_round_float32_to_bf16_ieee_fu_3614 tmp_2002_round_float32_to_bf16_ieee_fu_3620 tmp_2003_round_float32_to_bf16_ieee_fu_3626 tmp_2004_round_float32_to_bf16_ieee_fu_3632 tmp_2005_round_float32_to_bf16_ieee_fu_3638 tmp_2006_round_float32_to_bf16_ieee_fu_3644 tmp_2007_round_float32_to_bf16_ieee_fu_3650 tmp_2008_round_float32_to_bf16_ieee_fu_3656 tmp_2009_round_float32_to_bf16_ieee_fu_3662 tmp_2010_round_float32_to_bf16_ieee_fu_3668}} grp_f32_add_fu_2906 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2912 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2918 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2924 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2930 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2936 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2942 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2948 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2954 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2960 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2966 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2972 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2978 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2984 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2990 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_2996 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3002 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3008 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3014 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3020 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3026 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3032 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3038 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3044 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3050 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3056 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3062 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3068 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3074 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3080 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3086 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3092 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3098 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3104 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3110 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3116 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3122 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3128 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3134 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3140 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3146 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3152 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3158 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3164 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3170 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3176 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3182 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3188 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3194 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3200 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3206 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3212 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3218 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3224 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3230 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3236 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3242 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3248 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3254 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3260 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3266 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3272 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3278 {DEPTH 3 CHILDREN {}} grp_f32_add_fu_3284 {DEPTH 3 CHILDREN {}} tmp_round_float32_to_bf16_ieee_fu_3290 {DEPTH 3 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_3296 {DEPTH 3 CHILDREN {}} tmp_1949_round_float32_to_bf16_ieee_fu_3302 {DEPTH 3 CHILDREN {}} tmp_1950_round_float32_to_bf16_ieee_fu_3308 {DEPTH 3 CHILDREN {}} tmp_1951_round_float32_to_bf16_ieee_fu_3314 {DEPTH 3 CHILDREN {}} tmp_1952_round_float32_to_bf16_ieee_fu_3320 {DEPTH 3 CHILDREN {}} tmp_1953_round_float32_to_bf16_ieee_fu_3326 {DEPTH 3 CHILDREN {}} tmp_1954_round_float32_to_bf16_ieee_fu_3332 {DEPTH 3 CHILDREN {}} tmp_1955_round_float32_to_bf16_ieee_fu_3338 {DEPTH 3 CHILDREN {}} tmp_1956_round_float32_to_bf16_ieee_fu_3344 {DEPTH 3 CHILDREN {}} tmp_1957_round_float32_to_bf16_ieee_fu_3350 {DEPTH 3 CHILDREN {}} tmp_1958_round_float32_to_bf16_ieee_fu_3356 {DEPTH 3 CHILDREN {}} tmp_1959_round_float32_to_bf16_ieee_fu_3362 {DEPTH 3 CHILDREN {}} tmp_1960_round_float32_to_bf16_ieee_fu_3368 {DEPTH 3 CHILDREN {}} tmp_1961_round_float32_to_bf16_ieee_fu_3374 {DEPTH 3 CHILDREN {}} tmp_1962_round_float32_to_bf16_ieee_fu_3380 {DEPTH 3 CHILDREN {}} tmp_1963_round_float32_to_bf16_ieee_fu_3386 {DEPTH 3 CHILDREN {}} tmp_1964_round_float32_to_bf16_ieee_fu_3392 {DEPTH 3 CHILDREN {}} tmp_1965_round_float32_to_bf16_ieee_fu_3398 {DEPTH 3 CHILDREN {}} tmp_1966_round_float32_to_bf16_ieee_fu_3404 {DEPTH 3 CHILDREN {}} tmp_1967_round_float32_to_bf16_ieee_fu_3410 {DEPTH 3 CHILDREN {}} tmp_1968_round_float32_to_bf16_ieee_fu_3416 {DEPTH 3 CHILDREN {}} tmp_1969_round_float32_to_bf16_ieee_fu_3422 {DEPTH 3 CHILDREN {}} tmp_1970_round_float32_to_bf16_ieee_fu_3428 {DEPTH 3 CHILDREN {}} tmp_1971_round_float32_to_bf16_ieee_fu_3434 {DEPTH 3 CHILDREN {}} tmp_1972_round_float32_to_bf16_ieee_fu_3440 {DEPTH 3 CHILDREN {}} tmp_1973_round_float32_to_bf16_ieee_fu_3446 {DEPTH 3 CHILDREN {}} tmp_1974_round_float32_to_bf16_ieee_fu_3452 {DEPTH 3 CHILDREN {}} tmp_1975_round_float32_to_bf16_ieee_fu_3458 {DEPTH 3 CHILDREN {}} tmp_1976_round_float32_to_bf16_ieee_fu_3464 {DEPTH 3 CHILDREN {}} tmp_1977_round_float32_to_bf16_ieee_fu_3470 {DEPTH 3 CHILDREN {}} tmp_1978_round_float32_to_bf16_ieee_fu_3476 {DEPTH 3 CHILDREN {}} tmp_1979_round_float32_to_bf16_ieee_fu_3482 {DEPTH 3 CHILDREN {}} tmp_1980_round_float32_to_bf16_ieee_fu_3488 {DEPTH 3 CHILDREN {}} tmp_1981_round_float32_to_bf16_ieee_fu_3494 {DEPTH 3 CHILDREN {}} tmp_1982_round_float32_to_bf16_ieee_fu_3500 {DEPTH 3 CHILDREN {}} tmp_1983_round_float32_to_bf16_ieee_fu_3506 {DEPTH 3 CHILDREN {}} tmp_1984_round_float32_to_bf16_ieee_fu_3512 {DEPTH 3 CHILDREN {}} tmp_1985_round_float32_to_bf16_ieee_fu_3518 {DEPTH 3 CHILDREN {}} tmp_1986_round_float32_to_bf16_ieee_fu_3524 {DEPTH 3 CHILDREN {}} tmp_1987_round_float32_to_bf16_ieee_fu_3530 {DEPTH 3 CHILDREN {}} tmp_1988_round_float32_to_bf16_ieee_fu_3536 {DEPTH 3 CHILDREN {}} tmp_1989_round_float32_to_bf16_ieee_fu_3542 {DEPTH 3 CHILDREN {}} tmp_1990_round_float32_to_bf16_ieee_fu_3548 {DEPTH 3 CHILDREN {}} tmp_1991_round_float32_to_bf16_ieee_fu_3554 {DEPTH 3 CHILDREN {}} tmp_1992_round_float32_to_bf16_ieee_fu_3560 {DEPTH 3 CHILDREN {}} tmp_1993_round_float32_to_bf16_ieee_fu_3566 {DEPTH 3 CHILDREN {}} tmp_1994_round_float32_to_bf16_ieee_fu_3572 {DEPTH 3 CHILDREN {}} tmp_1995_round_float32_to_bf16_ieee_fu_3578 {DEPTH 3 CHILDREN {}} tmp_1996_round_float32_to_bf16_ieee_fu_3584 {DEPTH 3 CHILDREN {}} tmp_1997_round_float32_to_bf16_ieee_fu_3590 {DEPTH 3 CHILDREN {}} tmp_1998_round_float32_to_bf16_ieee_fu_3596 {DEPTH 3 CHILDREN {}} tmp_1999_round_float32_to_bf16_ieee_fu_3602 {DEPTH 3 CHILDREN {}} tmp_2000_round_float32_to_bf16_ieee_fu_3608 {DEPTH 3 CHILDREN {}} tmp_2001_round_float32_to_bf16_ieee_fu_3614 {DEPTH 3 CHILDREN {}} tmp_2002_round_float32_to_bf16_ieee_fu_3620 {DEPTH 3 CHILDREN {}} tmp_2003_round_float32_to_bf16_ieee_fu_3626 {DEPTH 3 CHILDREN {}} tmp_2004_round_float32_to_bf16_ieee_fu_3632 {DEPTH 3 CHILDREN {}} tmp_2005_round_float32_to_bf16_ieee_fu_3638 {DEPTH 3 CHILDREN {}} tmp_2006_round_float32_to_bf16_ieee_fu_3644 {DEPTH 3 CHILDREN {}} tmp_2007_round_float32_to_bf16_ieee_fu_3650 {DEPTH 3 CHILDREN {}} tmp_2008_round_float32_to_bf16_ieee_fu_3656 {DEPTH 3 CHILDREN {}} tmp_2009_round_float32_to_bf16_ieee_fu_3662 {DEPTH 3 CHILDREN {}} tmp_2010_round_float32_to_bf16_ieee_fu_3668 {DEPTH 3 CHILDREN {}} grp_float_Multiply2_64_768_s_fu_1603 {DEPTH 2 CHILDREN {tmp_round_float32_to_bf16_ieee_fu_2912 tmp_s_round_float32_to_bf16_ieee_fu_2918 tmp_2011_round_float32_to_bf16_ieee_fu_2924 tmp_2012_round_float32_to_bf16_ieee_fu_2930 tmp_2013_round_float32_to_bf16_ieee_fu_2936 tmp_2014_round_float32_to_bf16_ieee_fu_2942 tmp_2015_round_float32_to_bf16_ieee_fu_2948 tmp_2016_round_float32_to_bf16_ieee_fu_2954 tmp_2017_round_float32_to_bf16_ieee_fu_2960 tmp_2018_round_float32_to_bf16_ieee_fu_2966 tmp_2019_round_float32_to_bf16_ieee_fu_2972 tmp_2020_round_float32_to_bf16_ieee_fu_2978 tmp_2021_round_float32_to_bf16_ieee_fu_2984 tmp_2022_round_float32_to_bf16_ieee_fu_2990 tmp_2023_round_float32_to_bf16_ieee_fu_2996 tmp_2024_round_float32_to_bf16_ieee_fu_3002 tmp_2025_round_float32_to_bf16_ieee_fu_3008 tmp_2026_round_float32_to_bf16_ieee_fu_3014 tmp_2027_round_float32_to_bf16_ieee_fu_3020 tmp_2028_round_float32_to_bf16_ieee_fu_3026 tmp_2029_round_float32_to_bf16_ieee_fu_3032 tmp_2030_round_float32_to_bf16_ieee_fu_3038 tmp_2031_round_float32_to_bf16_ieee_fu_3044 tmp_2032_round_float32_to_bf16_ieee_fu_3050 tmp_2033_round_float32_to_bf16_ieee_fu_3056 tmp_2034_round_float32_to_bf16_ieee_fu_3062 tmp_2035_round_float32_to_bf16_ieee_fu_3068 tmp_2036_round_float32_to_bf16_ieee_fu_3074 tmp_2037_round_float32_to_bf16_ieee_fu_3080 tmp_2038_round_float32_to_bf16_ieee_fu_3086 tmp_2039_round_float32_to_bf16_ieee_fu_3092 tmp_2040_round_float32_to_bf16_ieee_fu_3098 tmp_2041_round_float32_to_bf16_ieee_fu_3104 tmp_2042_round_float32_to_bf16_ieee_fu_3110 tmp_2043_round_float32_to_bf16_ieee_fu_3116 tmp_2044_round_float32_to_bf16_ieee_fu_3122 tmp_2045_round_float32_to_bf16_ieee_fu_3128 tmp_2046_round_float32_to_bf16_ieee_fu_3134 tmp_2047_round_float32_to_bf16_ieee_fu_3140 tmp_2048_round_float32_to_bf16_ieee_fu_3146 tmp_2049_round_float32_to_bf16_ieee_fu_3152 tmp_2050_round_float32_to_bf16_ieee_fu_3158 tmp_2051_round_float32_to_bf16_ieee_fu_3164 tmp_2052_round_float32_to_bf16_ieee_fu_3170 tmp_2053_round_float32_to_bf16_ieee_fu_3176 tmp_2054_round_float32_to_bf16_ieee_fu_3182 tmp_2055_round_float32_to_bf16_ieee_fu_3188 tmp_2056_round_float32_to_bf16_ieee_fu_3194 tmp_2057_round_float32_to_bf16_ieee_fu_3200 tmp_2058_round_float32_to_bf16_ieee_fu_3206 tmp_2059_round_float32_to_bf16_ieee_fu_3212 tmp_2060_round_float32_to_bf16_ieee_fu_3218 tmp_2061_round_float32_to_bf16_ieee_fu_3224 tmp_2062_round_float32_to_bf16_ieee_fu_3230 tmp_2063_round_float32_to_bf16_ieee_fu_3236 tmp_2064_round_float32_to_bf16_ieee_fu_3242 tmp_2065_round_float32_to_bf16_ieee_fu_3248 tmp_2066_round_float32_to_bf16_ieee_fu_3254 tmp_2067_round_float32_to_bf16_ieee_fu_3260 tmp_2068_round_float32_to_bf16_ieee_fu_3266 tmp_2069_round_float32_to_bf16_ieee_fu_3272 tmp_2070_round_float32_to_bf16_ieee_fu_3278 tmp_2071_round_float32_to_bf16_ieee_fu_3284 tmp_2072_round_float32_to_bf16_ieee_fu_3290}} tmp_round_float32_to_bf16_ieee_fu_2912 {DEPTH 3 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_2918 {DEPTH 3 CHILDREN {}} tmp_2011_round_float32_to_bf16_ieee_fu_2924 {DEPTH 3 CHILDREN {}} tmp_2012_round_float32_to_bf16_ieee_fu_2930 {DEPTH 3 CHILDREN {}} tmp_2013_round_float32_to_bf16_ieee_fu_2936 {DEPTH 3 CHILDREN {}} tmp_2014_round_float32_to_bf16_ieee_fu_2942 {DEPTH 3 CHILDREN {}} tmp_2015_round_float32_to_bf16_ieee_fu_2948 {DEPTH 3 CHILDREN {}} tmp_2016_round_float32_to_bf16_ieee_fu_2954 {DEPTH 3 CHILDREN {}} tmp_2017_round_float32_to_bf16_ieee_fu_2960 {DEPTH 3 CHILDREN {}} tmp_2018_round_float32_to_bf16_ieee_fu_2966 {DEPTH 3 CHILDREN {}} tmp_2019_round_float32_to_bf16_ieee_fu_2972 {DEPTH 3 CHILDREN {}} tmp_2020_round_float32_to_bf16_ieee_fu_2978 {DEPTH 3 CHILDREN {}} tmp_2021_round_float32_to_bf16_ieee_fu_2984 {DEPTH 3 CHILDREN {}} tmp_2022_round_float32_to_bf16_ieee_fu_2990 {DEPTH 3 CHILDREN {}} tmp_2023_round_float32_to_bf16_ieee_fu_2996 {DEPTH 3 CHILDREN {}} tmp_2024_round_float32_to_bf16_ieee_fu_3002 {DEPTH 3 CHILDREN {}} tmp_2025_round_float32_to_bf16_ieee_fu_3008 {DEPTH 3 CHILDREN {}} tmp_2026_round_float32_to_bf16_ieee_fu_3014 {DEPTH 3 CHILDREN {}} tmp_2027_round_float32_to_bf16_ieee_fu_3020 {DEPTH 3 CHILDREN {}} tmp_2028_round_float32_to_bf16_ieee_fu_3026 {DEPTH 3 CHILDREN {}} tmp_2029_round_float32_to_bf16_ieee_fu_3032 {DEPTH 3 CHILDREN {}} tmp_2030_round_float32_to_bf16_ieee_fu_3038 {DEPTH 3 CHILDREN {}} tmp_2031_round_float32_to_bf16_ieee_fu_3044 {DEPTH 3 CHILDREN {}} tmp_2032_round_float32_to_bf16_ieee_fu_3050 {DEPTH 3 CHILDREN {}} tmp_2033_round_float32_to_bf16_ieee_fu_3056 {DEPTH 3 CHILDREN {}} tmp_2034_round_float32_to_bf16_ieee_fu_3062 {DEPTH 3 CHILDREN {}} tmp_2035_round_float32_to_bf16_ieee_fu_3068 {DEPTH 3 CHILDREN {}} tmp_2036_round_float32_to_bf16_ieee_fu_3074 {DEPTH 3 CHILDREN {}} tmp_2037_round_float32_to_bf16_ieee_fu_3080 {DEPTH 3 CHILDREN {}} tmp_2038_round_float32_to_bf16_ieee_fu_3086 {DEPTH 3 CHILDREN {}} tmp_2039_round_float32_to_bf16_ieee_fu_3092 {DEPTH 3 CHILDREN {}} tmp_2040_round_float32_to_bf16_ieee_fu_3098 {DEPTH 3 CHILDREN {}} tmp_2041_round_float32_to_bf16_ieee_fu_3104 {DEPTH 3 CHILDREN {}} tmp_2042_round_float32_to_bf16_ieee_fu_3110 {DEPTH 3 CHILDREN {}} tmp_2043_round_float32_to_bf16_ieee_fu_3116 {DEPTH 3 CHILDREN {}} tmp_2044_round_float32_to_bf16_ieee_fu_3122 {DEPTH 3 CHILDREN {}} tmp_2045_round_float32_to_bf16_ieee_fu_3128 {DEPTH 3 CHILDREN {}} tmp_2046_round_float32_to_bf16_ieee_fu_3134 {DEPTH 3 CHILDREN {}} tmp_2047_round_float32_to_bf16_ieee_fu_3140 {DEPTH 3 CHILDREN {}} tmp_2048_round_float32_to_bf16_ieee_fu_3146 {DEPTH 3 CHILDREN {}} tmp_2049_round_float32_to_bf16_ieee_fu_3152 {DEPTH 3 CHILDREN {}} tmp_2050_round_float32_to_bf16_ieee_fu_3158 {DEPTH 3 CHILDREN {}} tmp_2051_round_float32_to_bf16_ieee_fu_3164 {DEPTH 3 CHILDREN {}} tmp_2052_round_float32_to_bf16_ieee_fu_3170 {DEPTH 3 CHILDREN {}} tmp_2053_round_float32_to_bf16_ieee_fu_3176 {DEPTH 3 CHILDREN {}} tmp_2054_round_float32_to_bf16_ieee_fu_3182 {DEPTH 3 CHILDREN {}} tmp_2055_round_float32_to_bf16_ieee_fu_3188 {DEPTH 3 CHILDREN {}} tmp_2056_round_float32_to_bf16_ieee_fu_3194 {DEPTH 3 CHILDREN {}} tmp_2057_round_float32_to_bf16_ieee_fu_3200 {DEPTH 3 CHILDREN {}} tmp_2058_round_float32_to_bf16_ieee_fu_3206 {DEPTH 3 CHILDREN {}} tmp_2059_round_float32_to_bf16_ieee_fu_3212 {DEPTH 3 CHILDREN {}} tmp_2060_round_float32_to_bf16_ieee_fu_3218 {DEPTH 3 CHILDREN {}} tmp_2061_round_float32_to_bf16_ieee_fu_3224 {DEPTH 3 CHILDREN {}} tmp_2062_round_float32_to_bf16_ieee_fu_3230 {DEPTH 3 CHILDREN {}} tmp_2063_round_float32_to_bf16_ieee_fu_3236 {DEPTH 3 CHILDREN {}} tmp_2064_round_float32_to_bf16_ieee_fu_3242 {DEPTH 3 CHILDREN {}} tmp_2065_round_float32_to_bf16_ieee_fu_3248 {DEPTH 3 CHILDREN {}} tmp_2066_round_float32_to_bf16_ieee_fu_3254 {DEPTH 3 CHILDREN {}} tmp_2067_round_float32_to_bf16_ieee_fu_3260 {DEPTH 3 CHILDREN {}} tmp_2068_round_float32_to_bf16_ieee_fu_3266 {DEPTH 3 CHILDREN {}} tmp_2069_round_float32_to_bf16_ieee_fu_3272 {DEPTH 3 CHILDREN {}} tmp_2070_round_float32_to_bf16_ieee_fu_3278 {DEPTH 3 CHILDREN {}} tmp_2071_round_float32_to_bf16_ieee_fu_3284 {DEPTH 3 CHILDREN {}} tmp_2072_round_float32_to_bf16_ieee_fu_3290 {DEPTH 3 CHILDREN {}} grp_float_silu2_fu_1863 {DEPTH 2 CHILDREN {}} grp_float_rms_norm3_fu_2059 {DEPTH 2 CHILDREN {grp_square_fu_524 grp_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_fu_656}} grp_square_fu_524 {DEPTH 3 CHILDREN grp_square_Pipeline_sum_square_fu_392} grp_square_Pipeline_sum_square_fu_392 {DEPTH 4 CHILDREN {}} grp_float_rms_norm3_Pipeline_normalize_blocks_rms_norm3_fu_656 {DEPTH 3 CHILDREN {tmp_s_round_float32_to_bf16_ieee_fu_2466 tmp_1824_round_float32_to_bf16_ieee_fu_2472 tmp_1825_round_float32_to_bf16_ieee_fu_2478 tmp_1826_round_float32_to_bf16_ieee_fu_2484 tmp_1827_round_float32_to_bf16_ieee_fu_2490 tmp_1828_round_float32_to_bf16_ieee_fu_2496 tmp_1829_round_float32_to_bf16_ieee_fu_2502 tmp_1830_round_float32_to_bf16_ieee_fu_2508 tmp_1831_round_float32_to_bf16_ieee_fu_2514 tmp_1832_round_float32_to_bf16_ieee_fu_2520 tmp_1833_round_float32_to_bf16_ieee_fu_2526 tmp_1834_round_float32_to_bf16_ieee_fu_2532 tmp_1835_round_float32_to_bf16_ieee_fu_2538 tmp_1836_round_float32_to_bf16_ieee_fu_2544 tmp_1837_round_float32_to_bf16_ieee_fu_2550 tmp_1838_round_float32_to_bf16_ieee_fu_2556 tmp_1839_round_float32_to_bf16_ieee_fu_2562 tmp_1840_round_float32_to_bf16_ieee_fu_2568 tmp_1841_round_float32_to_bf16_ieee_fu_2574 tmp_1842_round_float32_to_bf16_ieee_fu_2580 tmp_1843_round_float32_to_bf16_ieee_fu_2586 tmp_1844_round_float32_to_bf16_ieee_fu_2592 tmp_1845_round_float32_to_bf16_ieee_fu_2598 tmp_1846_round_float32_to_bf16_ieee_fu_2604 tmp_1847_round_float32_to_bf16_ieee_fu_2610 tmp_1848_round_float32_to_bf16_ieee_fu_2616 tmp_1849_round_float32_to_bf16_ieee_fu_2622 tmp_1850_round_float32_to_bf16_ieee_fu_2628 tmp_1851_round_float32_to_bf16_ieee_fu_2634 tmp_1852_round_float32_to_bf16_ieee_fu_2640 tmp_1853_round_float32_to_bf16_ieee_fu_2646 tmp_1854_round_float32_to_bf16_ieee_fu_2652 tmp_1855_round_float32_to_bf16_ieee_fu_2658 tmp_1856_round_float32_to_bf16_ieee_fu_2664 tmp_1857_round_float32_to_bf16_ieee_fu_2670 tmp_1858_round_float32_to_bf16_ieee_fu_2676 tmp_1859_round_float32_to_bf16_ieee_fu_2682 tmp_1860_round_float32_to_bf16_ieee_fu_2688 tmp_1861_round_float32_to_bf16_ieee_fu_2694 tmp_1862_round_float32_to_bf16_ieee_fu_2700 tmp_1863_round_float32_to_bf16_ieee_fu_2706 tmp_1864_round_float32_to_bf16_ieee_fu_2712 tmp_1865_round_float32_to_bf16_ieee_fu_2718 tmp_1866_round_float32_to_bf16_ieee_fu_2724 tmp_1867_round_float32_to_bf16_ieee_fu_2730 tmp_1868_round_float32_to_bf16_ieee_fu_2736 tmp_1869_round_float32_to_bf16_ieee_fu_2742 tmp_1870_round_float32_to_bf16_ieee_fu_2748 tmp_1871_round_float32_to_bf16_ieee_fu_2754 tmp_1872_round_float32_to_bf16_ieee_fu_2760 tmp_1873_round_float32_to_bf16_ieee_fu_2766 tmp_1874_round_float32_to_bf16_ieee_fu_2772 tmp_1875_round_float32_to_bf16_ieee_fu_2778 tmp_1876_round_float32_to_bf16_ieee_fu_2784 tmp_1877_round_float32_to_bf16_ieee_fu_2790 tmp_1878_round_float32_to_bf16_ieee_fu_2796 tmp_1879_round_float32_to_bf16_ieee_fu_2802 tmp_1880_round_float32_to_bf16_ieee_fu_2808 tmp_1881_round_float32_to_bf16_ieee_fu_2814 tmp_1882_round_float32_to_bf16_ieee_fu_2820 tmp_1883_round_float32_to_bf16_ieee_fu_2826 tmp_1884_round_float32_to_bf16_ieee_fu_2832 tmp_1885_round_float32_to_bf16_ieee_fu_2838 tmp_1886_round_float32_to_bf16_ieee_fu_2844}} tmp_s_round_float32_to_bf16_ieee_fu_2466 {DEPTH 4 CHILDREN {}} tmp_1824_round_float32_to_bf16_ieee_fu_2472 {DEPTH 4 CHILDREN {}} tmp_1825_round_float32_to_bf16_ieee_fu_2478 {DEPTH 4 CHILDREN {}} tmp_1826_round_float32_to_bf16_ieee_fu_2484 {DEPTH 4 CHILDREN {}} tmp_1827_round_float32_to_bf16_ieee_fu_2490 {DEPTH 4 CHILDREN {}} tmp_1828_round_float32_to_bf16_ieee_fu_2496 {DEPTH 4 CHILDREN {}} tmp_1829_round_float32_to_bf16_ieee_fu_2502 {DEPTH 4 CHILDREN {}} tmp_1830_round_float32_to_bf16_ieee_fu_2508 {DEPTH 4 CHILDREN {}} tmp_1831_round_float32_to_bf16_ieee_fu_2514 {DEPTH 4 CHILDREN {}} tmp_1832_round_float32_to_bf16_ieee_fu_2520 {DEPTH 4 CHILDREN {}} tmp_1833_round_float32_to_bf16_ieee_fu_2526 {DEPTH 4 CHILDREN {}} tmp_1834_round_float32_to_bf16_ieee_fu_2532 {DEPTH 4 CHILDREN {}} tmp_1835_round_float32_to_bf16_ieee_fu_2538 {DEPTH 4 CHILDREN {}} tmp_1836_round_float32_to_bf16_ieee_fu_2544 {DEPTH 4 CHILDREN {}} tmp_1837_round_float32_to_bf16_ieee_fu_2550 {DEPTH 4 CHILDREN {}} tmp_1838_round_float32_to_bf16_ieee_fu_2556 {DEPTH 4 CHILDREN {}} tmp_1839_round_float32_to_bf16_ieee_fu_2562 {DEPTH 4 CHILDREN {}} tmp_1840_round_float32_to_bf16_ieee_fu_2568 {DEPTH 4 CHILDREN {}} tmp_1841_round_float32_to_bf16_ieee_fu_2574 {DEPTH 4 CHILDREN {}} tmp_1842_round_float32_to_bf16_ieee_fu_2580 {DEPTH 4 CHILDREN {}} tmp_1843_round_float32_to_bf16_ieee_fu_2586 {DEPTH 4 CHILDREN {}} tmp_1844_round_float32_to_bf16_ieee_fu_2592 {DEPTH 4 CHILDREN {}} tmp_1845_round_float32_to_bf16_ieee_fu_2598 {DEPTH 4 CHILDREN {}} tmp_1846_round_float32_to_bf16_ieee_fu_2604 {DEPTH 4 CHILDREN {}} tmp_1847_round_float32_to_bf16_ieee_fu_2610 {DEPTH 4 CHILDREN {}} tmp_1848_round_float32_to_bf16_ieee_fu_2616 {DEPTH 4 CHILDREN {}} tmp_1849_round_float32_to_bf16_ieee_fu_2622 {DEPTH 4 CHILDREN {}} tmp_1850_round_float32_to_bf16_ieee_fu_2628 {DEPTH 4 CHILDREN {}} tmp_1851_round_float32_to_bf16_ieee_fu_2634 {DEPTH 4 CHILDREN {}} tmp_1852_round_float32_to_bf16_ieee_fu_2640 {DEPTH 4 CHILDREN {}} tmp_1853_round_float32_to_bf16_ieee_fu_2646 {DEPTH 4 CHILDREN {}} tmp_1854_round_float32_to_bf16_ieee_fu_2652 {DEPTH 4 CHILDREN {}} tmp_1855_round_float32_to_bf16_ieee_fu_2658 {DEPTH 4 CHILDREN {}} tmp_1856_round_float32_to_bf16_ieee_fu_2664 {DEPTH 4 CHILDREN {}} tmp_1857_round_float32_to_bf16_ieee_fu_2670 {DEPTH 4 CHILDREN {}} tmp_1858_round_float32_to_bf16_ieee_fu_2676 {DEPTH 4 CHILDREN {}} tmp_1859_round_float32_to_bf16_ieee_fu_2682 {DEPTH 4 CHILDREN {}} tmp_1860_round_float32_to_bf16_ieee_fu_2688 {DEPTH 4 CHILDREN {}} tmp_1861_round_float32_to_bf16_ieee_fu_2694 {DEPTH 4 CHILDREN {}} tmp_1862_round_float32_to_bf16_ieee_fu_2700 {DEPTH 4 CHILDREN {}} tmp_1863_round_float32_to_bf16_ieee_fu_2706 {DEPTH 4 CHILDREN {}} tmp_1864_round_float32_to_bf16_ieee_fu_2712 {DEPTH 4 CHILDREN {}} tmp_1865_round_float32_to_bf16_ieee_fu_2718 {DEPTH 4 CHILDREN {}} tmp_1866_round_float32_to_bf16_ieee_fu_2724 {DEPTH 4 CHILDREN {}} tmp_1867_round_float32_to_bf16_ieee_fu_2730 {DEPTH 4 CHILDREN {}} tmp_1868_round_float32_to_bf16_ieee_fu_2736 {DEPTH 4 CHILDREN {}} tmp_1869_round_float32_to_bf16_ieee_fu_2742 {DEPTH 4 CHILDREN {}} tmp_1870_round_float32_to_bf16_ieee_fu_2748 {DEPTH 4 CHILDREN {}} tmp_1871_round_float32_to_bf16_ieee_fu_2754 {DEPTH 4 CHILDREN {}} tmp_1872_round_float32_to_bf16_ieee_fu_2760 {DEPTH 4 CHILDREN {}} tmp_1873_round_float32_to_bf16_ieee_fu_2766 {DEPTH 4 CHILDREN {}} tmp_1874_round_float32_to_bf16_ieee_fu_2772 {DEPTH 4 CHILDREN {}} tmp_1875_round_float32_to_bf16_ieee_fu_2778 {DEPTH 4 CHILDREN {}} tmp_1876_round_float32_to_bf16_ieee_fu_2784 {DEPTH 4 CHILDREN {}} tmp_1877_round_float32_to_bf16_ieee_fu_2790 {DEPTH 4 CHILDREN {}} tmp_1878_round_float32_to_bf16_ieee_fu_2796 {DEPTH 4 CHILDREN {}} tmp_1879_round_float32_to_bf16_ieee_fu_2802 {DEPTH 4 CHILDREN {}} tmp_1880_round_float32_to_bf16_ieee_fu_2808 {DEPTH 4 CHILDREN {}} tmp_1881_round_float32_to_bf16_ieee_fu_2814 {DEPTH 4 CHILDREN {}} tmp_1882_round_float32_to_bf16_ieee_fu_2820 {DEPTH 4 CHILDREN {}} tmp_1883_round_float32_to_bf16_ieee_fu_2826 {DEPTH 4 CHILDREN {}} tmp_1884_round_float32_to_bf16_ieee_fu_2832 {DEPTH 4 CHILDREN {}} tmp_1885_round_float32_to_bf16_ieee_fu_2838 {DEPTH 4 CHILDREN {}} tmp_1886_round_float32_to_bf16_ieee_fu_2844 {DEPTH 4 CHILDREN {}} grp_float_layer_norm3_fu_2255 {DEPTH 2 CHILDREN {grp_square_fu_784 grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916 grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112}} grp_square_fu_784 {DEPTH 3 CHILDREN grp_square_Pipeline_sum_square_fu_392} grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916 {DEPTH 3 CHILDREN {}} grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112 {DEPTH 3 CHILDREN {tmp_round_float32_to_bf16_ieee_fu_2978 tmp_s_round_float32_to_bf16_ieee_fu_2984 tmp_1887_round_float32_to_bf16_ieee_fu_2990 tmp_1888_round_float32_to_bf16_ieee_fu_2996 tmp_1889_round_float32_to_bf16_ieee_fu_3002 tmp_1890_round_float32_to_bf16_ieee_fu_3008 tmp_1891_round_float32_to_bf16_ieee_fu_3014 tmp_1892_round_float32_to_bf16_ieee_fu_3020 tmp_1893_round_float32_to_bf16_ieee_fu_3026 tmp_1894_round_float32_to_bf16_ieee_fu_3032 tmp_1895_round_float32_to_bf16_ieee_fu_3038 tmp_1896_round_float32_to_bf16_ieee_fu_3044 tmp_1897_round_float32_to_bf16_ieee_fu_3050 tmp_1898_round_float32_to_bf16_ieee_fu_3056 tmp_1899_round_float32_to_bf16_ieee_fu_3062 tmp_1900_round_float32_to_bf16_ieee_fu_3068 tmp_1901_round_float32_to_bf16_ieee_fu_3074 tmp_1902_round_float32_to_bf16_ieee_fu_3080 tmp_1903_round_float32_to_bf16_ieee_fu_3086 tmp_1904_round_float32_to_bf16_ieee_fu_3092 tmp_1905_round_float32_to_bf16_ieee_fu_3098 tmp_1906_round_float32_to_bf16_ieee_fu_3104 tmp_1907_round_float32_to_bf16_ieee_fu_3110 tmp_1908_round_float32_to_bf16_ieee_fu_3116 tmp_1909_round_float32_to_bf16_ieee_fu_3122 tmp_1910_round_float32_to_bf16_ieee_fu_3128 tmp_1911_round_float32_to_bf16_ieee_fu_3134 tmp_1912_round_float32_to_bf16_ieee_fu_3140 tmp_1913_round_float32_to_bf16_ieee_fu_3146 tmp_1914_round_float32_to_bf16_ieee_fu_3152 tmp_1915_round_float32_to_bf16_ieee_fu_3158 tmp_1916_round_float32_to_bf16_ieee_fu_3164 tmp_1917_round_float32_to_bf16_ieee_fu_3170 tmp_1918_round_float32_to_bf16_ieee_fu_3176 tmp_1919_round_float32_to_bf16_ieee_fu_3182 tmp_1920_round_float32_to_bf16_ieee_fu_3188 tmp_1921_round_float32_to_bf16_ieee_fu_3194 tmp_1922_round_float32_to_bf16_ieee_fu_3200 tmp_1923_round_float32_to_bf16_ieee_fu_3206 tmp_1924_round_float32_to_bf16_ieee_fu_3212 tmp_1925_round_float32_to_bf16_ieee_fu_3218 tmp_1926_round_float32_to_bf16_ieee_fu_3224 tmp_1927_round_float32_to_bf16_ieee_fu_3230 tmp_1928_round_float32_to_bf16_ieee_fu_3236 tmp_1929_round_float32_to_bf16_ieee_fu_3242 tmp_1930_round_float32_to_bf16_ieee_fu_3248 tmp_1931_round_float32_to_bf16_ieee_fu_3254 tmp_1932_round_float32_to_bf16_ieee_fu_3260 tmp_1933_round_float32_to_bf16_ieee_fu_3266 tmp_1934_round_float32_to_bf16_ieee_fu_3272 tmp_1935_round_float32_to_bf16_ieee_fu_3278 tmp_1936_round_float32_to_bf16_ieee_fu_3284 tmp_1937_round_float32_to_bf16_ieee_fu_3290 tmp_1938_round_float32_to_bf16_ieee_fu_3296 tmp_1939_round_float32_to_bf16_ieee_fu_3302 tmp_1940_round_float32_to_bf16_ieee_fu_3308 tmp_1941_round_float32_to_bf16_ieee_fu_3314 tmp_1942_round_float32_to_bf16_ieee_fu_3320 tmp_1943_round_float32_to_bf16_ieee_fu_3326 tmp_1944_round_float32_to_bf16_ieee_fu_3332 tmp_1945_round_float32_to_bf16_ieee_fu_3338 tmp_1946_round_float32_to_bf16_ieee_fu_3344 tmp_1947_round_float32_to_bf16_ieee_fu_3350 tmp_1948_round_float32_to_bf16_ieee_fu_3356}} tmp_round_float32_to_bf16_ieee_fu_2978 {DEPTH 4 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_2984 {DEPTH 4 CHILDREN {}} tmp_1887_round_float32_to_bf16_ieee_fu_2990 {DEPTH 4 CHILDREN {}} tmp_1888_round_float32_to_bf16_ieee_fu_2996 {DEPTH 4 CHILDREN {}} tmp_1889_round_float32_to_bf16_ieee_fu_3002 {DEPTH 4 CHILDREN {}} tmp_1890_round_float32_to_bf16_ieee_fu_3008 {DEPTH 4 CHILDREN {}} tmp_1891_round_float32_to_bf16_ieee_fu_3014 {DEPTH 4 CHILDREN {}} tmp_1892_round_float32_to_bf16_ieee_fu_3020 {DEPTH 4 CHILDREN {}} tmp_1893_round_float32_to_bf16_ieee_fu_3026 {DEPTH 4 CHILDREN {}} tmp_1894_round_float32_to_bf16_ieee_fu_3032 {DEPTH 4 CHILDREN {}} tmp_1895_round_float32_to_bf16_ieee_fu_3038 {DEPTH 4 CHILDREN {}} tmp_1896_round_float32_to_bf16_ieee_fu_3044 {DEPTH 4 CHILDREN {}} tmp_1897_round_float32_to_bf16_ieee_fu_3050 {DEPTH 4 CHILDREN {}} tmp_1898_round_float32_to_bf16_ieee_fu_3056 {DEPTH 4 CHILDREN {}} tmp_1899_round_float32_to_bf16_ieee_fu_3062 {DEPTH 4 CHILDREN {}} tmp_1900_round_float32_to_bf16_ieee_fu_3068 {DEPTH 4 CHILDREN {}} tmp_1901_round_float32_to_bf16_ieee_fu_3074 {DEPTH 4 CHILDREN {}} tmp_1902_round_float32_to_bf16_ieee_fu_3080 {DEPTH 4 CHILDREN {}} tmp_1903_round_float32_to_bf16_ieee_fu_3086 {DEPTH 4 CHILDREN {}} tmp_1904_round_float32_to_bf16_ieee_fu_3092 {DEPTH 4 CHILDREN {}} tmp_1905_round_float32_to_bf16_ieee_fu_3098 {DEPTH 4 CHILDREN {}} tmp_1906_round_float32_to_bf16_ieee_fu_3104 {DEPTH 4 CHILDREN {}} tmp_1907_round_float32_to_bf16_ieee_fu_3110 {DEPTH 4 CHILDREN {}} tmp_1908_round_float32_to_bf16_ieee_fu_3116 {DEPTH 4 CHILDREN {}} tmp_1909_round_float32_to_bf16_ieee_fu_3122 {DEPTH 4 CHILDREN {}} tmp_1910_round_float32_to_bf16_ieee_fu_3128 {DEPTH 4 CHILDREN {}} tmp_1911_round_float32_to_bf16_ieee_fu_3134 {DEPTH 4 CHILDREN {}} tmp_1912_round_float32_to_bf16_ieee_fu_3140 {DEPTH 4 CHILDREN {}} tmp_1913_round_float32_to_bf16_ieee_fu_3146 {DEPTH 4 CHILDREN {}} tmp_1914_round_float32_to_bf16_ieee_fu_3152 {DEPTH 4 CHILDREN {}} tmp_1915_round_float32_to_bf16_ieee_fu_3158 {DEPTH 4 CHILDREN {}} tmp_1916_round_float32_to_bf16_ieee_fu_3164 {DEPTH 4 CHILDREN {}} tmp_1917_round_float32_to_bf16_ieee_fu_3170 {DEPTH 4 CHILDREN {}} tmp_1918_round_float32_to_bf16_ieee_fu_3176 {DEPTH 4 CHILDREN {}} tmp_1919_round_float32_to_bf16_ieee_fu_3182 {DEPTH 4 CHILDREN {}} tmp_1920_round_float32_to_bf16_ieee_fu_3188 {DEPTH 4 CHILDREN {}} tmp_1921_round_float32_to_bf16_ieee_fu_3194 {DEPTH 4 CHILDREN {}} tmp_1922_round_float32_to_bf16_ieee_fu_3200 {DEPTH 4 CHILDREN {}} tmp_1923_round_float32_to_bf16_ieee_fu_3206 {DEPTH 4 CHILDREN {}} tmp_1924_round_float32_to_bf16_ieee_fu_3212 {DEPTH 4 CHILDREN {}} tmp_1925_round_float32_to_bf16_ieee_fu_3218 {DEPTH 4 CHILDREN {}} tmp_1926_round_float32_to_bf16_ieee_fu_3224 {DEPTH 4 CHILDREN {}} tmp_1927_round_float32_to_bf16_ieee_fu_3230 {DEPTH 4 CHILDREN {}} tmp_1928_round_float32_to_bf16_ieee_fu_3236 {DEPTH 4 CHILDREN {}} tmp_1929_round_float32_to_bf16_ieee_fu_3242 {DEPTH 4 CHILDREN {}} tmp_1930_round_float32_to_bf16_ieee_fu_3248 {DEPTH 4 CHILDREN {}} tmp_1931_round_float32_to_bf16_ieee_fu_3254 {DEPTH 4 CHILDREN {}} tmp_1932_round_float32_to_bf16_ieee_fu_3260 {DEPTH 4 CHILDREN {}} tmp_1933_round_float32_to_bf16_ieee_fu_3266 {DEPTH 4 CHILDREN {}} tmp_1934_round_float32_to_bf16_ieee_fu_3272 {DEPTH 4 CHILDREN {}} tmp_1935_round_float32_to_bf16_ieee_fu_3278 {DEPTH 4 CHILDREN {}} tmp_1936_round_float32_to_bf16_ieee_fu_3284 {DEPTH 4 CHILDREN {}} tmp_1937_round_float32_to_bf16_ieee_fu_3290 {DEPTH 4 CHILDREN {}} tmp_1938_round_float32_to_bf16_ieee_fu_3296 {DEPTH 4 CHILDREN {}} tmp_1939_round_float32_to_bf16_ieee_fu_3302 {DEPTH 4 CHILDREN {}} tmp_1940_round_float32_to_bf16_ieee_fu_3308 {DEPTH 4 CHILDREN {}} tmp_1941_round_float32_to_bf16_ieee_fu_3314 {DEPTH 4 CHILDREN {}} tmp_1942_round_float32_to_bf16_ieee_fu_3320 {DEPTH 4 CHILDREN {}} tmp_1943_round_float32_to_bf16_ieee_fu_3326 {DEPTH 4 CHILDREN {}} tmp_1944_round_float32_to_bf16_ieee_fu_3332 {DEPTH 4 CHILDREN {}} tmp_1945_round_float32_to_bf16_ieee_fu_3338 {DEPTH 4 CHILDREN {}} tmp_1946_round_float32_to_bf16_ieee_fu_3344 {DEPTH 4 CHILDREN {}} tmp_1947_round_float32_to_bf16_ieee_fu_3350 {DEPTH 4 CHILDREN {}} tmp_1948_round_float32_to_bf16_ieee_fu_3356 {DEPTH 4 CHILDREN {}} grp_float_safe_softmax3_64_768_s_fu_2451 {DEPTH 2 CHILDREN {grp_row_max_hls_64_768_s_fu_520 grp_row_exp_bucket_sum_64_768_s_fu_652 grp_row_norm_store_hls_64_768_s_fu_912}} grp_row_max_hls_64_768_s_fu_520 {DEPTH 3 CHILDREN {tmp_fmaxf_fu_1252 tmp_s_fmaxf_fu_1259 tmp_63_fmaxf_fu_1266 tmp_64_fmaxf_fu_1273 tmp_65_fmaxf_fu_1280 tmp_66_fmaxf_fu_1287 tmp_67_fmaxf_fu_1294 tmp_68_fmaxf_fu_1301 tmp_69_fmaxf_fu_1308 tmp_70_fmaxf_fu_1315 tmp_71_fmaxf_fu_1322 tmp_72_fmaxf_fu_1329 tmp_73_fmaxf_fu_1336 tmp_74_fmaxf_fu_1343 tmp_75_fmaxf_fu_1350 tmp_76_fmaxf_fu_1357 tmp_77_fmaxf_fu_1364 tmp_78_fmaxf_fu_1371 tmp_79_fmaxf_fu_1378 tmp_80_fmaxf_fu_1385 tmp_81_fmaxf_fu_1392 tmp_82_fmaxf_fu_1399 tmp_83_fmaxf_fu_1406 tmp_84_fmaxf_fu_1413 tmp_85_fmaxf_fu_1420 tmp_86_fmaxf_fu_1427 tmp_87_fmaxf_fu_1434 tmp_88_fmaxf_fu_1441 tmp_89_fmaxf_fu_1448 tmp_90_fmaxf_fu_1455 tmp_91_fmaxf_fu_1462 tmp_92_fmaxf_fu_1469 tmp_93_fmaxf_fu_1476 tmp_94_fmaxf_fu_1483 tmp_95_fmaxf_fu_1490 tmp_96_fmaxf_fu_1497 tmp_97_fmaxf_fu_1504 tmp_98_fmaxf_fu_1511 tmp_99_fmaxf_fu_1518 tmp_100_fmaxf_fu_1525 tmp_101_fmaxf_fu_1532 tmp_102_fmaxf_fu_1539 tmp_103_fmaxf_fu_1546 tmp_104_fmaxf_fu_1553 tmp_105_fmaxf_fu_1560 tmp_106_fmaxf_fu_1567 tmp_107_fmaxf_fu_1574 tmp_108_fmaxf_fu_1581 tmp_109_fmaxf_fu_1588 tmp_110_fmaxf_fu_1595 tmp_111_fmaxf_fu_1602 tmp_112_fmaxf_fu_1609 tmp_113_fmaxf_fu_1616 tmp_114_fmaxf_fu_1623 tmp_115_fmaxf_fu_1630 tmp_116_fmaxf_fu_1637 tmp_117_fmaxf_fu_1644 tmp_118_fmaxf_fu_1651 tmp_119_fmaxf_fu_1658 tmp_120_fmaxf_fu_1665 tmp_121_fmaxf_fu_1672 tmp_122_fmaxf_fu_1679 tmp_123_fmaxf_fu_1686 tmp_124_fmaxf_fu_1693}} tmp_fmaxf_fu_1252 {DEPTH 4 CHILDREN {}} tmp_s_fmaxf_fu_1259 {DEPTH 4 CHILDREN {}} tmp_63_fmaxf_fu_1266 {DEPTH 4 CHILDREN {}} tmp_64_fmaxf_fu_1273 {DEPTH 4 CHILDREN {}} tmp_65_fmaxf_fu_1280 {DEPTH 4 CHILDREN {}} tmp_66_fmaxf_fu_1287 {DEPTH 4 CHILDREN {}} tmp_67_fmaxf_fu_1294 {DEPTH 4 CHILDREN {}} tmp_68_fmaxf_fu_1301 {DEPTH 4 CHILDREN {}} tmp_69_fmaxf_fu_1308 {DEPTH 4 CHILDREN {}} tmp_70_fmaxf_fu_1315 {DEPTH 4 CHILDREN {}} tmp_71_fmaxf_fu_1322 {DEPTH 4 CHILDREN {}} tmp_72_fmaxf_fu_1329 {DEPTH 4 CHILDREN {}} tmp_73_fmaxf_fu_1336 {DEPTH 4 CHILDREN {}} tmp_74_fmaxf_fu_1343 {DEPTH 4 CHILDREN {}} tmp_75_fmaxf_fu_1350 {DEPTH 4 CHILDREN {}} tmp_76_fmaxf_fu_1357 {DEPTH 4 CHILDREN {}} tmp_77_fmaxf_fu_1364 {DEPTH 4 CHILDREN {}} tmp_78_fmaxf_fu_1371 {DEPTH 4 CHILDREN {}} tmp_79_fmaxf_fu_1378 {DEPTH 4 CHILDREN {}} tmp_80_fmaxf_fu_1385 {DEPTH 4 CHILDREN {}} tmp_81_fmaxf_fu_1392 {DEPTH 4 CHILDREN {}} tmp_82_fmaxf_fu_1399 {DEPTH 4 CHILDREN {}} tmp_83_fmaxf_fu_1406 {DEPTH 4 CHILDREN {}} tmp_84_fmaxf_fu_1413 {DEPTH 4 CHILDREN {}} tmp_85_fmaxf_fu_1420 {DEPTH 4 CHILDREN {}} tmp_86_fmaxf_fu_1427 {DEPTH 4 CHILDREN {}} tmp_87_fmaxf_fu_1434 {DEPTH 4 CHILDREN {}} tmp_88_fmaxf_fu_1441 {DEPTH 4 CHILDREN {}} tmp_89_fmaxf_fu_1448 {DEPTH 4 CHILDREN {}} tmp_90_fmaxf_fu_1455 {DEPTH 4 CHILDREN {}} tmp_91_fmaxf_fu_1462 {DEPTH 4 CHILDREN {}} tmp_92_fmaxf_fu_1469 {DEPTH 4 CHILDREN {}} tmp_93_fmaxf_fu_1476 {DEPTH 4 CHILDREN {}} tmp_94_fmaxf_fu_1483 {DEPTH 4 CHILDREN {}} tmp_95_fmaxf_fu_1490 {DEPTH 4 CHILDREN {}} tmp_96_fmaxf_fu_1497 {DEPTH 4 CHILDREN {}} tmp_97_fmaxf_fu_1504 {DEPTH 4 CHILDREN {}} tmp_98_fmaxf_fu_1511 {DEPTH 4 CHILDREN {}} tmp_99_fmaxf_fu_1518 {DEPTH 4 CHILDREN {}} tmp_100_fmaxf_fu_1525 {DEPTH 4 CHILDREN {}} tmp_101_fmaxf_fu_1532 {DEPTH 4 CHILDREN {}} tmp_102_fmaxf_fu_1539 {DEPTH 4 CHILDREN {}} tmp_103_fmaxf_fu_1546 {DEPTH 4 CHILDREN {}} tmp_104_fmaxf_fu_1553 {DEPTH 4 CHILDREN {}} tmp_105_fmaxf_fu_1560 {DEPTH 4 CHILDREN {}} tmp_106_fmaxf_fu_1567 {DEPTH 4 CHILDREN {}} tmp_107_fmaxf_fu_1574 {DEPTH 4 CHILDREN {}} tmp_108_fmaxf_fu_1581 {DEPTH 4 CHILDREN {}} tmp_109_fmaxf_fu_1588 {DEPTH 4 CHILDREN {}} tmp_110_fmaxf_fu_1595 {DEPTH 4 CHILDREN {}} tmp_111_fmaxf_fu_1602 {DEPTH 4 CHILDREN {}} tmp_112_fmaxf_fu_1609 {DEPTH 4 CHILDREN {}} tmp_113_fmaxf_fu_1616 {DEPTH 4 CHILDREN {}} tmp_114_fmaxf_fu_1623 {DEPTH 4 CHILDREN {}} tmp_115_fmaxf_fu_1630 {DEPTH 4 CHILDREN {}} tmp_116_fmaxf_fu_1637 {DEPTH 4 CHILDREN {}} tmp_117_fmaxf_fu_1644 {DEPTH 4 CHILDREN {}} tmp_118_fmaxf_fu_1651 {DEPTH 4 CHILDREN {}} tmp_119_fmaxf_fu_1658 {DEPTH 4 CHILDREN {}} tmp_120_fmaxf_fu_1665 {DEPTH 4 CHILDREN {}} tmp_121_fmaxf_fu_1672 {DEPTH 4 CHILDREN {}} tmp_122_fmaxf_fu_1679 {DEPTH 4 CHILDREN {}} tmp_123_fmaxf_fu_1686 {DEPTH 4 CHILDREN {}} tmp_124_fmaxf_fu_1693 {DEPTH 4 CHILDREN {}} grp_row_exp_bucket_sum_64_768_s_fu_652 {DEPTH 3 CHILDREN {grp_f32_expf_fu_2728 grp_f32_expf_fu_2734 grp_f32_expf_fu_2740 grp_f32_expf_fu_2746 grp_f32_expf_fu_2752 grp_f32_expf_fu_2758 grp_f32_expf_fu_2764 grp_f32_expf_fu_2770 grp_f32_expf_fu_2776 grp_f32_expf_fu_2782 grp_f32_expf_fu_2788 grp_f32_expf_fu_2794 grp_f32_expf_fu_2800 grp_f32_expf_fu_2806 grp_f32_expf_fu_2812 grp_f32_expf_fu_2818 grp_f32_add_fu_2872 grp_f32_add_fu_2878 grp_f32_add_fu_2884 grp_f32_add_fu_2890 grp_f32_add_fu_2896 grp_f32_add_fu_2902 grp_f32_add_fu_2908 grp_f32_add_fu_2914 grp_f32_add_fu_2920 grp_f32_add_fu_2926 grp_f32_add_fu_2932 grp_f32_add_fu_2938 grp_f32_add_fu_2944 grp_f32_add_fu_2950 grp_f32_add_fu_2956 grp_f32_add_fu_2962}} grp_f32_expf_fu_2728 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2734 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2740 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2746 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2752 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2758 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2764 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2770 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2776 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2782 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2788 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2794 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2800 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2806 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2812 {DEPTH 4 CHILDREN {}} grp_f32_expf_fu_2818 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2872 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2878 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2884 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2890 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2896 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2902 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2908 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2914 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2920 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2926 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2932 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2938 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2944 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2950 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2956 {DEPTH 4 CHILDREN {}} grp_f32_add_fu_2962 {DEPTH 4 CHILDREN {}} grp_row_norm_store_hls_64_768_s_fu_912 {DEPTH 3 CHILDREN grp_row_norm_store_hls_64_768_Pipeline_step_loop_fu_786} grp_row_norm_store_hls_64_768_Pipeline_step_loop_fu_786 {DEPTH 4 CHILDREN {tmp_round_float32_to_bf16_ieee_fu_2466 tmp_1_round_float32_to_bf16_ieee_fu_2472 tmp_2_round_float32_to_bf16_ieee_fu_2478 tmp_3_round_float32_to_bf16_ieee_fu_2484 tmp_4_round_float32_to_bf16_ieee_fu_2490 tmp_5_round_float32_to_bf16_ieee_fu_2496 tmp_6_round_float32_to_bf16_ieee_fu_2502 tmp_7_round_float32_to_bf16_ieee_fu_2508 tmp_8_round_float32_to_bf16_ieee_fu_2514 tmp_9_round_float32_to_bf16_ieee_fu_2520 tmp_s_round_float32_to_bf16_ieee_fu_2526 tmp_10_round_float32_to_bf16_ieee_fu_2532 tmp_11_round_float32_to_bf16_ieee_fu_2538 tmp_12_round_float32_to_bf16_ieee_fu_2544 tmp_13_round_float32_to_bf16_ieee_fu_2550 tmp_14_round_float32_to_bf16_ieee_fu_2556 tmp_15_round_float32_to_bf16_ieee_fu_2562 tmp_16_round_float32_to_bf16_ieee_fu_2568 tmp_17_round_float32_to_bf16_ieee_fu_2574 tmp_18_round_float32_to_bf16_ieee_fu_2580 tmp_19_round_float32_to_bf16_ieee_fu_2586 tmp_20_round_float32_to_bf16_ieee_fu_2592 tmp_21_round_float32_to_bf16_ieee_fu_2598 tmp_22_round_float32_to_bf16_ieee_fu_2604 tmp_23_round_float32_to_bf16_ieee_fu_2610 tmp_24_round_float32_to_bf16_ieee_fu_2616 tmp_25_round_float32_to_bf16_ieee_fu_2622 tmp_26_round_float32_to_bf16_ieee_fu_2628 tmp_27_round_float32_to_bf16_ieee_fu_2634 tmp_28_round_float32_to_bf16_ieee_fu_2640 tmp_29_round_float32_to_bf16_ieee_fu_2646 tmp_30_round_float32_to_bf16_ieee_fu_2652 tmp_31_round_float32_to_bf16_ieee_fu_2658 tmp_32_round_float32_to_bf16_ieee_fu_2664 tmp_33_round_float32_to_bf16_ieee_fu_2670 tmp_34_round_float32_to_bf16_ieee_fu_2676 tmp_35_round_float32_to_bf16_ieee_fu_2682 tmp_36_round_float32_to_bf16_ieee_fu_2688 tmp_37_round_float32_to_bf16_ieee_fu_2694 tmp_38_round_float32_to_bf16_ieee_fu_2700 tmp_39_round_float32_to_bf16_ieee_fu_2706 tmp_40_round_float32_to_bf16_ieee_fu_2712 tmp_41_round_float32_to_bf16_ieee_fu_2718 tmp_42_round_float32_to_bf16_ieee_fu_2724 tmp_43_round_float32_to_bf16_ieee_fu_2730 tmp_44_round_float32_to_bf16_ieee_fu_2736 tmp_45_round_float32_to_bf16_ieee_fu_2742 tmp_46_round_float32_to_bf16_ieee_fu_2748 tmp_47_round_float32_to_bf16_ieee_fu_2754 tmp_48_round_float32_to_bf16_ieee_fu_2760 tmp_49_round_float32_to_bf16_ieee_fu_2766 tmp_50_round_float32_to_bf16_ieee_fu_2772 tmp_51_round_float32_to_bf16_ieee_fu_2778 tmp_52_round_float32_to_bf16_ieee_fu_2784 tmp_53_round_float32_to_bf16_ieee_fu_2790 tmp_54_round_float32_to_bf16_ieee_fu_2796 tmp_55_round_float32_to_bf16_ieee_fu_2802 tmp_56_round_float32_to_bf16_ieee_fu_2808 tmp_57_round_float32_to_bf16_ieee_fu_2814 tmp_58_round_float32_to_bf16_ieee_fu_2820 tmp_59_round_float32_to_bf16_ieee_fu_2826 tmp_60_round_float32_to_bf16_ieee_fu_2832 tmp_61_round_float32_to_bf16_ieee_fu_2838 tmp_62_round_float32_to_bf16_ieee_fu_2844}} tmp_round_float32_to_bf16_ieee_fu_2466 {DEPTH 5 CHILDREN {}} tmp_1_round_float32_to_bf16_ieee_fu_2472 {DEPTH 5 CHILDREN {}} tmp_2_round_float32_to_bf16_ieee_fu_2478 {DEPTH 5 CHILDREN {}} tmp_3_round_float32_to_bf16_ieee_fu_2484 {DEPTH 5 CHILDREN {}} tmp_4_round_float32_to_bf16_ieee_fu_2490 {DEPTH 5 CHILDREN {}} tmp_5_round_float32_to_bf16_ieee_fu_2496 {DEPTH 5 CHILDREN {}} tmp_6_round_float32_to_bf16_ieee_fu_2502 {DEPTH 5 CHILDREN {}} tmp_7_round_float32_to_bf16_ieee_fu_2508 {DEPTH 5 CHILDREN {}} tmp_8_round_float32_to_bf16_ieee_fu_2514 {DEPTH 5 CHILDREN {}} tmp_9_round_float32_to_bf16_ieee_fu_2520 {DEPTH 5 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_2526 {DEPTH 5 CHILDREN {}} tmp_10_round_float32_to_bf16_ieee_fu_2532 {DEPTH 5 CHILDREN {}} tmp_11_round_float32_to_bf16_ieee_fu_2538 {DEPTH 5 CHILDREN {}} tmp_12_round_float32_to_bf16_ieee_fu_2544 {DEPTH 5 CHILDREN {}} tmp_13_round_float32_to_bf16_ieee_fu_2550 {DEPTH 5 CHILDREN {}} tmp_14_round_float32_to_bf16_ieee_fu_2556 {DEPTH 5 CHILDREN {}} tmp_15_round_float32_to_bf16_ieee_fu_2562 {DEPTH 5 CHILDREN {}} tmp_16_round_float32_to_bf16_ieee_fu_2568 {DEPTH 5 CHILDREN {}} tmp_17_round_float32_to_bf16_ieee_fu_2574 {DEPTH 5 CHILDREN {}} tmp_18_round_float32_to_bf16_ieee_fu_2580 {DEPTH 5 CHILDREN {}} tmp_19_round_float32_to_bf16_ieee_fu_2586 {DEPTH 5 CHILDREN {}} tmp_20_round_float32_to_bf16_ieee_fu_2592 {DEPTH 5 CHILDREN {}} tmp_21_round_float32_to_bf16_ieee_fu_2598 {DEPTH 5 CHILDREN {}} tmp_22_round_float32_to_bf16_ieee_fu_2604 {DEPTH 5 CHILDREN {}} tmp_23_round_float32_to_bf16_ieee_fu_2610 {DEPTH 5 CHILDREN {}} tmp_24_round_float32_to_bf16_ieee_fu_2616 {DEPTH 5 CHILDREN {}} tmp_25_round_float32_to_bf16_ieee_fu_2622 {DEPTH 5 CHILDREN {}} tmp_26_round_float32_to_bf16_ieee_fu_2628 {DEPTH 5 CHILDREN {}} tmp_27_round_float32_to_bf16_ieee_fu_2634 {DEPTH 5 CHILDREN {}} tmp_28_round_float32_to_bf16_ieee_fu_2640 {DEPTH 5 CHILDREN {}} tmp_29_round_float32_to_bf16_ieee_fu_2646 {DEPTH 5 CHILDREN {}} tmp_30_round_float32_to_bf16_ieee_fu_2652 {DEPTH 5 CHILDREN {}} tmp_31_round_float32_to_bf16_ieee_fu_2658 {DEPTH 5 CHILDREN {}} tmp_32_round_float32_to_bf16_ieee_fu_2664 {DEPTH 5 CHILDREN {}} tmp_33_round_float32_to_bf16_ieee_fu_2670 {DEPTH 5 CHILDREN {}} tmp_34_round_float32_to_bf16_ieee_fu_2676 {DEPTH 5 CHILDREN {}} tmp_35_round_float32_to_bf16_ieee_fu_2682 {DEPTH 5 CHILDREN {}} tmp_36_round_float32_to_bf16_ieee_fu_2688 {DEPTH 5 CHILDREN {}} tmp_37_round_float32_to_bf16_ieee_fu_2694 {DEPTH 5 CHILDREN {}} tmp_38_round_float32_to_bf16_ieee_fu_2700 {DEPTH 5 CHILDREN {}} tmp_39_round_float32_to_bf16_ieee_fu_2706 {DEPTH 5 CHILDREN {}} tmp_40_round_float32_to_bf16_ieee_fu_2712 {DEPTH 5 CHILDREN {}} tmp_41_round_float32_to_bf16_ieee_fu_2718 {DEPTH 5 CHILDREN {}} tmp_42_round_float32_to_bf16_ieee_fu_2724 {DEPTH 5 CHILDREN {}} tmp_43_round_float32_to_bf16_ieee_fu_2730 {DEPTH 5 CHILDREN {}} tmp_44_round_float32_to_bf16_ieee_fu_2736 {DEPTH 5 CHILDREN {}} tmp_45_round_float32_to_bf16_ieee_fu_2742 {DEPTH 5 CHILDREN {}} tmp_46_round_float32_to_bf16_ieee_fu_2748 {DEPTH 5 CHILDREN {}} tmp_47_round_float32_to_bf16_ieee_fu_2754 {DEPTH 5 CHILDREN {}} tmp_48_round_float32_to_bf16_ieee_fu_2760 {DEPTH 5 CHILDREN {}} tmp_49_round_float32_to_bf16_ieee_fu_2766 {DEPTH 5 CHILDREN {}} tmp_50_round_float32_to_bf16_ieee_fu_2772 {DEPTH 5 CHILDREN {}} tmp_51_round_float32_to_bf16_ieee_fu_2778 {DEPTH 5 CHILDREN {}} tmp_52_round_float32_to_bf16_ieee_fu_2784 {DEPTH 5 CHILDREN {}} tmp_53_round_float32_to_bf16_ieee_fu_2790 {DEPTH 5 CHILDREN {}} tmp_54_round_float32_to_bf16_ieee_fu_2796 {DEPTH 5 CHILDREN {}} tmp_55_round_float32_to_bf16_ieee_fu_2802 {DEPTH 5 CHILDREN {}} tmp_56_round_float32_to_bf16_ieee_fu_2808 {DEPTH 5 CHILDREN {}} tmp_57_round_float32_to_bf16_ieee_fu_2814 {DEPTH 5 CHILDREN {}} tmp_58_round_float32_to_bf16_ieee_fu_2820 {DEPTH 5 CHILDREN {}} tmp_59_round_float32_to_bf16_ieee_fu_2826 {DEPTH 5 CHILDREN {}} tmp_60_round_float32_to_bf16_ieee_fu_2832 {DEPTH 5 CHILDREN {}} tmp_61_round_float32_to_bf16_ieee_fu_2838 {DEPTH 5 CHILDREN {}} tmp_62_round_float32_to_bf16_ieee_fu_2844 {DEPTH 5 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load0_fu_2647 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load1_fu_2656 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1122_fu_1086_p2 SOURCE activation_accelerator.cpp:1122 VARIABLE add_ln1122 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1122_1_fu_1095_p2 SOURCE activation_accelerator.cpp:1122 VARIABLE add_ln1122_1 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1123_fu_1196_p2 SOURCE activation_accelerator.cpp:1123 VARIABLE add_ln1123 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_1114_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1114_fu_1222_p2 SOURCE activation_accelerator.cpp:1114 VARIABLE add_ln1114 LOOP VITIS_LOOP_1114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1116_fu_1234_p2 SOURCE activation_accelerator.cpp:1116 VARIABLE add_ln1116 LOOP VITIS_LOOP_1114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1114_1_fu_1321_p2 SOURCE activation_accelerator.cpp:1114 VARIABLE add_ln1114_1 LOOP VITIS_LOOP_1114_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf16_to_float {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1177_p2 SOURCE ./bf16_accl.h:49 VARIABLE add_ln49 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_1191_p2 SOURCE ./bf16_accl.h:51 VARIABLE add_ln51 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_1367_p2 SOURCE ./bf16_accl.h:49 VARIABLE add_ln49_1 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} f32_add {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U198 SOURCE ./bf16_accl.h:262 VARIABLE c LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE ./bf16_accl.h:97 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_226_p2 SOURCE ./bf16_accl.h:101 VARIABLE add_ln101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_add2_64_768_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln693_fu_3820_p2 SOURCE activation_accelerator.cpp:693 VARIABLE add_ln693 LOOP add_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 128 BRAM 0 URAM 0}} float_Multiply2_64_768_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln972_fu_3566_p2 SOURCE activation_accelerator.cpp:972 VARIABLE add_ln972 LOOP multiply_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U395 SOURCE activation_accelerator.cpp:980 VARIABLE mut LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U396 SOURCE activation_accelerator.cpp:980 VARIABLE mut_1 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U397 SOURCE activation_accelerator.cpp:980 VARIABLE mut_2 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U398 SOURCE activation_accelerator.cpp:980 VARIABLE mut_3 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U399 SOURCE activation_accelerator.cpp:980 VARIABLE mut_4 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U400 SOURCE activation_accelerator.cpp:980 VARIABLE mut_5 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U401 SOURCE activation_accelerator.cpp:980 VARIABLE mut_6 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U402 SOURCE activation_accelerator.cpp:980 VARIABLE mut_7 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U403 SOURCE activation_accelerator.cpp:980 VARIABLE mut_8 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U404 SOURCE activation_accelerator.cpp:980 VARIABLE mut_9 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U405 SOURCE activation_accelerator.cpp:980 VARIABLE mut_10 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U406 SOURCE activation_accelerator.cpp:980 VARIABLE mut_11 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U407 SOURCE activation_accelerator.cpp:980 VARIABLE mut_12 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U408 SOURCE activation_accelerator.cpp:980 VARIABLE mut_13 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U409 SOURCE activation_accelerator.cpp:980 VARIABLE mut_14 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U410 SOURCE activation_accelerator.cpp:980 VARIABLE mut_15 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U411 SOURCE activation_accelerator.cpp:980 VARIABLE mut_16 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U412 SOURCE activation_accelerator.cpp:980 VARIABLE mut_17 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U413 SOURCE activation_accelerator.cpp:980 VARIABLE mut_18 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U414 SOURCE activation_accelerator.cpp:980 VARIABLE mut_19 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U415 SOURCE activation_accelerator.cpp:980 VARIABLE mut_20 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U416 SOURCE activation_accelerator.cpp:980 VARIABLE mut_21 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U417 SOURCE activation_accelerator.cpp:980 VARIABLE mut_22 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U418 SOURCE activation_accelerator.cpp:980 VARIABLE mut_23 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U419 SOURCE activation_accelerator.cpp:980 VARIABLE mut_24 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U420 SOURCE activation_accelerator.cpp:980 VARIABLE mut_25 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U421 SOURCE activation_accelerator.cpp:980 VARIABLE mut_26 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U422 SOURCE activation_accelerator.cpp:980 VARIABLE mut_27 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U423 SOURCE activation_accelerator.cpp:980 VARIABLE mut_28 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U424 SOURCE activation_accelerator.cpp:980 VARIABLE mut_29 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U425 SOURCE activation_accelerator.cpp:980 VARIABLE mut_30 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U426 SOURCE activation_accelerator.cpp:980 VARIABLE mut_31 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U427 SOURCE activation_accelerator.cpp:980 VARIABLE mut_32 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U428 SOURCE activation_accelerator.cpp:980 VARIABLE mut_33 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U429 SOURCE activation_accelerator.cpp:980 VARIABLE mut_34 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U430 SOURCE activation_accelerator.cpp:980 VARIABLE mut_35 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U431 SOURCE activation_accelerator.cpp:980 VARIABLE mut_36 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U432 SOURCE activation_accelerator.cpp:980 VARIABLE mut_37 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE activation_accelerator.cpp:980 VARIABLE mut_38 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U434 SOURCE activation_accelerator.cpp:980 VARIABLE mut_39 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U435 SOURCE activation_accelerator.cpp:980 VARIABLE mut_40 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U436 SOURCE activation_accelerator.cpp:980 VARIABLE mut_41 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U437 SOURCE activation_accelerator.cpp:980 VARIABLE mut_42 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U438 SOURCE activation_accelerator.cpp:980 VARIABLE mut_43 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U439 SOURCE activation_accelerator.cpp:980 VARIABLE mut_44 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U440 SOURCE activation_accelerator.cpp:980 VARIABLE mut_45 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U441 SOURCE activation_accelerator.cpp:980 VARIABLE mut_46 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U442 SOURCE activation_accelerator.cpp:980 VARIABLE mut_47 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U443 SOURCE activation_accelerator.cpp:980 VARIABLE mut_48 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U444 SOURCE activation_accelerator.cpp:980 VARIABLE mut_49 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U445 SOURCE activation_accelerator.cpp:980 VARIABLE mut_50 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U446 SOURCE activation_accelerator.cpp:980 VARIABLE mut_51 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U447 SOURCE activation_accelerator.cpp:980 VARIABLE mut_52 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U448 SOURCE activation_accelerator.cpp:980 VARIABLE mut_53 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U449 SOURCE activation_accelerator.cpp:980 VARIABLE mut_54 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U450 SOURCE activation_accelerator.cpp:980 VARIABLE mut_55 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U451 SOURCE activation_accelerator.cpp:980 VARIABLE mut_56 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U452 SOURCE activation_accelerator.cpp:980 VARIABLE mut_57 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U453 SOURCE activation_accelerator.cpp:980 VARIABLE mut_58 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U454 SOURCE activation_accelerator.cpp:980 VARIABLE mut_59 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U455 SOURCE activation_accelerator.cpp:980 VARIABLE mut_60 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U456 SOURCE activation_accelerator.cpp:980 VARIABLE mut_61 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U457 SOURCE activation_accelerator.cpp:980 VARIABLE mut_62 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U458 SOURCE activation_accelerator.cpp:980 VARIABLE mut_63 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 192 BRAM 0 URAM 0}} float_silu2 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_17ns_33_4_1_U700 SOURCE activation_accelerator.cpp:440 VARIABLE mul_ln440 LOOP silu_blocks BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_189 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_190 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_s LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_1 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_1 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_2 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_2 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_192 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_2 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_3 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_3 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_194 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_3 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_4 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_4 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_196 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_4 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_5 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_5 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_198 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_6 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_6 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_6 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1799 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_7 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE sig_7 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE val_7 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1800 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_8 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_8 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_8 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1801 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_9 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE sig_9 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE val_9 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1802 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_10 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_32 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_32 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1803 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_11 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_33 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_33 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1804 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_12 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_34 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_34 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1805 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_13 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_35 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_35 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1806 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_14 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_36 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_36 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1807 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_15 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_37 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_37 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1808 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_16 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_38 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_38 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1809 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_17 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_39 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_39 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1810 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_18 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_40 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_40 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1811 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_19 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_41 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_41 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1812 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_20 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_42 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_42 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1813 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_21 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_43 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_43 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1814 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_22 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_44 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_44 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1815 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_23 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_45 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_45 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1816 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_24 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_46 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_46 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1817 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_25 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_47 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_47 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1818 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_26 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_48 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_48 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1819 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_27 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_49 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_49 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1820 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_28 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_50 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_50 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1821 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_29 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_51 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_51 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1822 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_30 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE sig_52 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE val_52 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1823 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_31 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE sig_53 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE val_53 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1774 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1581 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1612 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1550 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1775 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1582 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1613 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1551 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1776 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1583 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1614 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1552 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1777 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1584 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1615 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1553 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1778 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1585 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1616 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1554 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1779 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1586 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1617 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1555 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1780 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1587 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1618 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1556 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1781 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1588 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1619 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1557 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1782 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1589 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1620 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1558 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1783 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1590 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1621 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1559 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1784 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1591 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1622 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1560 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1785 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1592 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1623 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1561 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1786 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1593 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1624 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1562 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1787 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1594 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1625 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1563 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1788 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1595 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1626 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1564 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1789 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1596 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1627 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1565 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1790 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1597 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1628 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1566 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1791 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1598 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1629 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1567 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1792 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1599 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1630 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1568 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1793 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1600 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1631 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1569 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1794 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1601 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1632 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1570 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1795 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1602 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1633 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1571 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1796 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1603 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1634 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1572 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1797 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1604 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1635 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1573 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1798 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1605 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1636 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1574 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1749 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1556 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1587 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1525 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1750 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1557 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1588 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1526 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1751 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1558 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1589 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1527 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1752 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1559 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1590 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1528 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1753 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1560 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1591 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1529 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1754 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1561 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1592 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1530 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1755 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1562 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1593 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1531 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1756 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1563 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1594 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1532 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1757 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1564 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1595 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1533 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1758 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1565 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1596 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1534 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1759 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1566 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1597 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1535 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1760 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1567 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1598 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1536 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1761 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1568 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1599 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1537 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1762 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1569 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1600 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1538 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1763 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1570 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1601 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1539 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1764 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1571 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1602 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1540 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1765 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1572 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1603 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1541 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1766 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1573 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1604 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1542 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1767 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1574 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1605 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1543 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1768 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1575 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1606 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1544 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1769 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1576 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1607 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1545 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1770 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1577 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1608 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1546 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1771 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1578 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1609 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1547 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1772 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1579 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1610 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1548 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1773 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1580 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1611 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1549 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1724 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1531 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1562 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1500 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1725 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1532 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1563 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1501 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1726 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1533 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1564 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1502 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1727 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1534 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1565 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1503 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1728 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1535 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1566 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1504 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1729 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1536 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1567 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1505 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1730 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1537 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1568 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1506 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1731 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1538 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1569 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1507 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1732 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1539 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1570 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1508 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1733 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1540 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1571 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1509 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1734 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1541 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1572 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1510 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1735 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1542 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1573 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1511 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1736 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1543 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1574 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1512 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1737 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1544 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1575 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1513 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1738 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1545 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1576 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1514 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1739 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1546 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1577 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1515 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1740 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1547 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1578 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1516 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1741 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1548 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1579 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1517 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1742 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1549 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1580 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1518 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1743 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1550 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1581 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1519 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1744 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1551 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1582 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1520 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1745 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1552 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1583 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1521 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1746 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1553 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1584 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1522 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1747 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1554 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1585 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1523 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1748 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1555 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1586 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1524 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1699 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1506 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1537 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1475 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1700 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1507 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1538 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1476 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1701 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1508 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1539 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1477 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1702 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1509 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1540 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1478 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1703 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1510 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1541 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1479 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1704 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1511 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1542 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1480 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1705 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1512 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1543 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1481 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1706 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1513 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1544 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1482 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1707 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1514 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1545 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1483 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1708 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1515 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1546 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1484 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1709 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1516 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1547 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1485 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1710 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1517 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1548 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1486 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1711 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1518 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1549 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1487 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1712 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1519 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1550 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1488 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1713 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1520 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1551 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1489 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1714 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1521 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1552 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1490 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1715 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1522 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1553 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1491 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1716 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1523 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1554 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1492 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1717 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1524 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1555 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1493 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1718 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1525 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1556 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1494 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1719 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1526 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1557 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1495 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1720 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1527 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1558 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1496 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1721 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1528 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1559 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1497 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1722 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1529 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1560 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1498 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1723 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1530 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1561 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1499 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1674 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1481 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1512 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1450 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1675 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1482 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1513 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1451 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1676 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1483 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1514 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1452 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1677 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1484 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1515 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1453 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1678 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1485 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1516 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1454 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1679 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1486 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1517 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1455 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1680 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1487 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1518 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1456 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1681 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1488 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1519 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1457 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1682 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1489 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1520 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1458 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1683 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1490 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1521 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1459 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1684 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1491 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1522 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1460 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1685 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1492 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1523 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1461 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1686 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1493 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1524 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1462 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1687 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1494 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1525 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1463 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1688 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1495 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1526 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1464 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1689 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1496 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1527 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1465 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1690 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1497 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1528 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1466 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1691 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1498 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1529 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1467 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1692 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1499 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1530 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1468 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1693 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1500 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1531 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1469 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1694 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1501 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1532 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1470 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1695 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1502 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1533 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1471 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1696 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1503 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1534 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1472 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1697 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1504 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1535 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1473 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1698 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1505 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1536 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1474 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1649 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1456 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1487 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1425 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1650 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1457 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1488 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1426 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1651 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1458 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1489 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1427 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1652 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1459 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1490 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1428 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1653 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1460 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1491 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1429 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1654 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1461 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1492 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1430 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1655 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1462 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1493 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1431 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1656 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1463 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1494 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1432 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1657 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1464 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1495 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1433 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1658 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1465 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1496 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1434 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1659 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1466 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1497 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1435 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1660 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1467 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1498 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1436 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1661 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1468 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1499 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1437 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1662 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1469 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1500 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1438 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1663 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1470 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1501 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1439 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1664 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1471 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1502 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1440 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1665 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1472 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1503 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1441 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1666 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1473 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1504 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1442 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1667 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1474 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1505 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1443 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1668 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1475 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1506 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1444 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1669 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1476 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1507 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1445 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1670 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1477 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1508 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1446 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1671 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1478 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1509 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1447 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1672 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1479 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1510 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1448 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1673 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1480 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1511 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1449 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1624 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1431 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1462 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1400 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1625 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1432 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1463 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1401 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1626 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1433 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1464 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1402 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1627 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1434 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1465 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1403 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1628 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1435 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1466 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1404 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1629 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1436 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1467 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1405 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1630 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1437 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1468 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1406 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1631 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1438 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1469 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1407 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1632 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1439 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1470 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1408 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1633 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1440 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1471 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1409 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1634 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1441 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1472 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1410 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1635 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1442 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1473 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1411 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1636 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1443 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1474 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1412 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1637 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1444 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1475 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1413 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1638 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1445 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1476 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1414 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1639 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1446 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1477 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1415 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1640 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1447 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1478 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1416 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1641 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1448 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1479 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1417 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1642 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1449 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1480 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1418 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1643 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1450 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1481 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1419 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1644 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1451 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1482 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1420 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1645 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1452 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1483 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1421 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1646 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1453 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1484 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1422 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1647 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1454 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1485 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1423 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1648 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1455 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1486 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1424 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1599 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1406 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1437 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1375 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1600 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1407 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1438 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1376 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1601 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1408 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1439 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1377 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1602 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1409 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1440 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1378 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1603 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1410 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1441 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1379 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1604 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1411 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1442 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1380 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1605 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1412 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1443 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1381 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1606 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1413 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1444 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1382 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1607 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1414 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1445 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1383 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1608 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1415 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1446 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1384 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1609 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1416 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1447 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1385 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1610 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1417 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1448 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1386 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1611 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1418 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1449 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1387 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1612 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1419 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1450 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1388 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1613 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1420 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1451 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1389 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1614 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1421 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1452 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1390 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1615 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1422 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1453 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1391 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1616 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1423 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1454 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1392 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1617 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1424 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1455 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1393 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1618 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1425 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1456 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1394 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1619 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1426 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1457 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1395 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1620 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1427 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1458 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1396 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1621 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1428 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1459 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1397 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1622 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1429 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1460 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1398 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1623 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1430 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1461 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1399 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1574 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1381 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1412 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1350 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1575 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1382 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1413 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1351 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1576 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1383 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1414 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1352 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1577 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1384 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1415 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1353 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1578 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1385 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1416 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1354 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1579 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1386 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1417 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1355 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1580 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1387 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1418 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1356 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1581 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1388 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1419 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1357 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1582 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1389 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1420 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1358 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1583 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1390 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1421 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1359 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1584 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1391 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1422 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1360 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1585 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1392 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1423 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1361 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1586 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1393 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1424 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1362 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1587 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1394 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1425 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1363 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1588 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1395 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1426 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1364 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1589 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1396 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1427 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1365 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1590 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1397 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1428 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1366 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1591 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1398 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1429 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1367 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1592 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1399 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1430 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1368 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1593 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1400 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1431 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1369 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1594 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1401 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1432 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1370 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1595 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1402 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1433 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1371 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1596 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1403 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1434 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1372 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1597 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1404 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1435 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1373 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1598 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1405 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1436 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1374 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1549 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1356 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1387 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1325 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1550 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1357 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1388 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1326 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1551 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1358 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1389 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1327 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1552 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1359 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1390 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1328 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1553 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1360 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1391 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1329 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1554 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1361 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1392 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1330 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1555 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1362 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1393 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1331 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1556 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1363 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1394 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1332 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1557 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1364 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1395 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1333 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1558 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1365 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1396 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1334 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1559 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1366 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1397 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1335 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1560 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1367 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1398 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1336 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1561 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1368 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1399 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1337 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1562 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1369 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1400 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1338 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1563 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1370 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1401 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1339 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1564 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1371 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1402 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1340 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1565 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1372 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1403 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1341 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1566 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1373 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1404 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1342 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1567 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1374 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1405 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1343 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1568 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1375 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1406 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1344 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1569 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1376 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1407 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1345 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1570 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1377 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1408 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1346 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1571 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1378 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1409 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1347 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1572 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1379 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1410 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1348 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1573 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1380 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1411 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1349 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1524 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1331 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1362 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1300 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1525 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1332 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1363 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1301 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1526 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1333 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1364 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1302 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1527 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1334 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1365 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1303 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1528 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1335 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1366 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1304 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1529 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1336 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1367 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1305 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1530 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1337 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1368 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1306 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1531 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1338 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1369 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1307 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1532 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1339 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1370 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1308 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1533 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1340 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1371 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1309 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1534 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1341 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1372 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1310 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1535 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1342 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1373 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1311 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1536 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1343 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1374 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1312 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1537 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1344 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1375 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1313 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1538 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1345 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1376 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1314 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1539 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1346 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1377 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1315 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1540 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1347 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1378 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1316 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1541 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1348 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1379 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1317 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1542 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1349 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1380 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1318 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1543 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1350 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1381 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1319 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1544 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1351 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1382 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1320 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1545 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1352 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1383 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1321 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1546 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1353 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1384 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1322 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1547 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1354 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1385 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1323 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1548 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1355 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1386 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1324 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1499 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1306 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1337 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1275 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1500 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1307 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1338 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1276 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1501 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1308 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1339 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1277 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1502 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1309 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1340 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1278 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1503 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1310 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1341 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1279 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1504 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1311 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1342 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1280 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1505 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1312 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1343 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1281 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1506 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1313 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1344 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1282 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1507 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1314 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1345 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1283 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1508 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1315 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1346 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1284 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1509 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1316 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1347 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1285 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1510 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1317 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1348 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1286 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1511 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1318 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1349 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1287 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1512 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1319 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1350 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1288 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1513 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1320 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1351 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1289 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1514 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1321 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1352 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1290 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1515 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1322 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1353 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1291 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1516 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1323 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1354 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1292 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1517 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1324 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1355 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1293 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1518 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1325 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1356 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1294 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1519 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1326 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1357 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1295 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1520 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1327 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1358 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1296 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1521 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1328 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1359 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1297 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1522 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1329 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1360 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1298 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1523 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1330 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1361 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1299 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1474 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1281 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1312 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1250 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1475 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1282 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1313 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1251 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1476 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1283 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1314 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1252 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1477 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1284 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1315 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1253 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1478 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1285 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1316 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1254 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1479 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1286 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1317 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1255 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1480 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1287 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1318 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1256 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1481 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1288 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1319 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1257 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1482 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1289 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1320 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1258 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1483 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1290 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1321 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1259 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1484 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1291 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1322 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1260 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1485 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1292 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1323 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1261 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1486 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1293 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1324 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1262 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1487 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1294 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1325 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1263 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1488 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1295 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1326 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1264 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1489 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1296 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1327 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1265 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1490 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1297 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1328 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1266 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1491 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1298 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1329 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1267 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1492 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1299 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1330 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1268 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1493 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1300 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1331 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1269 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1494 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1301 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1332 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1270 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1495 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1302 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1333 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1271 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1496 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1303 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1334 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1272 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1497 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1304 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1335 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1273 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1498 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1305 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1336 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1274 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1449 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1256 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1287 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1225 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1450 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1257 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1288 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1226 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1451 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1258 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1289 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1227 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1452 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1259 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1290 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1228 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1453 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1260 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1291 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1229 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1454 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1261 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1292 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1230 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1455 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1262 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1293 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1231 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1456 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1263 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1294 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1232 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1457 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1264 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1295 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1233 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1458 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1265 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1296 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1234 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1459 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1266 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1297 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1235 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1460 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1267 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1298 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1236 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1461 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1268 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1299 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1237 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1462 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1269 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1300 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1238 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1463 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1270 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1301 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1239 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1464 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1271 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1302 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1240 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1465 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1272 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1303 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1241 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1466 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1273 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1304 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1242 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1467 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1274 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1305 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1243 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1468 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1275 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1306 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1244 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1469 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1276 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1307 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1245 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1470 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1277 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1308 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1246 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1471 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1278 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1309 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1247 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1472 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1279 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1310 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1248 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1473 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1280 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1311 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1249 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1424 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1231 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1262 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1200 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1425 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1232 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1263 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1201 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1426 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1233 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1264 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1202 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1427 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1234 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1265 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1203 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1428 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1235 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1266 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1204 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1429 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1236 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1267 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1205 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1430 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1237 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1268 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1206 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1431 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1238 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1269 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1207 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1432 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1239 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1270 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1208 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1433 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1240 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1271 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1209 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1434 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1241 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1272 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1210 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1435 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1242 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1273 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1211 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1436 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1243 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1274 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1212 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1437 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1244 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1275 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1213 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1438 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1245 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1276 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1214 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1439 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1246 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1277 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1215 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1440 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1247 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1278 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1216 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1441 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1248 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1279 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1217 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1442 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1249 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1280 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1218 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1443 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1250 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1281 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1219 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1444 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1251 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1282 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1220 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1445 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1252 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1283 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1221 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1446 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1253 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1284 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1222 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1447 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1254 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1285 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1223 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1448 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1255 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1286 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1224 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1399 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1206 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1237 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1175 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1400 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1207 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1238 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1176 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1401 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1208 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1239 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1177 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1402 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1209 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1240 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1178 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1403 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1210 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1241 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1179 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1404 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1211 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1242 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1180 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1405 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1212 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1243 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1181 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1406 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1213 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1244 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1182 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1407 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1214 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1245 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1183 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1408 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1215 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1246 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1184 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1409 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1216 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1247 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1185 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1410 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1217 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1248 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1186 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1411 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1218 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1249 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1187 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1412 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1219 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1250 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1188 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1413 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1220 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1251 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1189 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1414 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1221 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1252 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1190 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1415 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1222 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1253 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1191 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1416 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1223 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1254 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1192 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1417 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1224 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1255 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1193 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1418 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1225 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1256 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1194 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1419 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1226 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1257 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1195 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1420 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1227 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1258 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1196 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1421 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1228 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1259 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1197 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1422 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1229 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1260 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1198 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1423 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1230 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1261 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1199 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1374 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1181 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1212 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1150 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1375 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1182 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1213 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1151 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1376 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1183 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1214 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1152 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1377 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1184 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1215 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1153 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1378 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1185 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1216 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1154 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1379 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1186 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1217 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1155 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1380 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1187 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1218 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1156 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1381 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1188 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1219 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1157 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1382 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1189 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1220 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1158 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1383 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1190 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1221 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1159 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1384 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1191 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1222 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1160 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1385 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1192 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1223 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1161 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1386 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1193 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1224 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1162 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1387 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1194 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1225 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1163 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1388 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1195 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1226 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1164 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1389 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1196 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1227 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1165 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1390 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1197 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1228 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1166 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1391 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1198 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1229 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1167 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1392 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1199 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1230 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1168 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1393 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1200 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1231 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1169 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1394 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1201 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1232 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1170 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1395 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1202 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1233 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1171 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1396 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1203 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1234 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1172 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1397 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1204 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1235 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1173 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1398 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1205 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1236 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1174 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1349 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1156 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1187 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1125 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1350 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1157 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1188 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1126 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1351 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1158 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1189 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1127 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1352 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1159 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1190 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1128 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1353 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1160 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1191 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1129 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1354 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1161 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1192 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1130 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1355 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1162 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1193 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1131 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1356 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1163 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1194 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1132 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1357 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1164 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1195 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1133 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1358 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1165 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1196 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1134 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1359 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1166 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1197 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1135 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1360 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1167 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1198 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1136 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1361 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1168 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1199 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1137 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1362 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1169 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1200 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1138 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1363 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1170 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1201 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1139 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1364 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1171 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1202 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1140 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1365 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1172 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1203 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1141 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1366 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1173 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1204 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1142 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1367 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1174 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1205 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1143 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1368 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1175 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1206 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1144 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1369 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1176 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1207 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1145 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1370 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1177 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1208 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1146 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1371 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1178 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1209 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1147 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1372 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1179 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1210 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1148 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1373 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1180 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1211 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1149 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1324 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1131 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1162 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1100 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1325 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1132 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1163 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1101 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1326 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1133 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1164 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1102 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1327 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1134 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1165 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1103 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1328 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1135 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1166 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1104 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1329 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1136 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1167 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1105 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1330 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1137 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1168 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1106 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1331 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1138 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1169 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1107 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1332 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1139 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1170 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1108 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1333 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1140 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1171 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1109 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1334 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1141 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1172 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1110 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1335 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1142 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1173 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1111 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1336 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1143 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1174 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1112 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1337 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1144 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1175 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1113 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1338 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1145 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1176 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1114 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1339 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1146 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1177 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1115 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1340 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1147 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1178 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1116 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1341 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1148 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1179 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1117 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1342 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1149 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1180 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1118 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1343 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1150 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1181 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1119 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1344 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1151 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1182 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1120 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1345 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1152 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1183 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1121 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1346 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1153 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1184 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1122 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1347 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1154 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1185 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1123 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1348 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1155 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1186 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1124 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1299 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1106 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1137 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1075 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1300 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1107 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1138 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1076 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1301 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1108 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1139 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1077 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1302 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1109 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1140 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1078 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1303 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1110 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1141 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1079 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1304 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1111 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1142 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1080 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1305 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1112 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1143 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1081 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1306 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1113 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1144 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1082 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1307 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1114 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1145 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1083 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1308 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1115 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1146 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1084 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1309 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1116 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1147 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1085 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1310 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1117 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1148 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1086 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1311 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1118 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1149 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1087 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1312 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1119 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1150 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1088 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1313 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1120 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1151 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1089 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1314 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1121 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1152 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1090 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1315 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1122 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1153 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1091 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1316 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1123 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1154 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1092 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1317 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1124 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1155 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1093 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1318 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1125 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1156 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1094 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1319 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1126 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1157 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1095 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1320 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1127 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1158 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1096 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1321 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1128 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1159 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1097 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1322 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1129 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1160 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1098 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1323 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1130 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1161 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1099 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1274 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1081 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1112 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1050 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1275 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1082 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1113 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1051 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1276 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1083 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1114 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1052 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1277 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1084 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1115 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1053 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1278 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1085 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1116 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1054 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1279 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1086 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1117 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1055 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1280 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1087 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1118 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1056 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1281 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1088 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1119 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1057 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1282 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1089 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1120 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1058 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1283 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1090 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1121 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1059 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1284 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1091 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1122 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1060 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1285 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1092 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1123 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1061 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1286 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1093 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1124 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1062 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1287 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1094 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1125 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1063 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1288 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1095 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1126 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1064 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1289 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1096 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1127 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1065 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1290 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1097 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1128 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1066 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1291 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1098 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1129 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1067 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1292 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1099 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1130 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1068 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1293 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1100 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1131 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1069 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1294 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1101 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1132 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1070 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1295 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1102 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1133 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1071 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1296 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1103 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1134 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1072 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1297 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1104 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1135 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1073 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1298 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1105 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1136 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1074 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1249 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1056 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1087 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1025 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1250 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1057 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1088 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1026 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1251 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1058 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1089 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1027 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1252 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1059 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1090 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1028 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1253 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1060 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1091 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1029 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1254 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1061 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1092 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1030 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1255 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1062 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1093 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1031 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1256 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1063 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1094 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1032 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1257 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1064 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1095 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1033 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1258 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1065 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1096 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1034 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1259 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1066 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1097 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1035 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1260 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1067 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1098 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1036 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1261 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1068 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1099 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1037 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1262 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1069 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1100 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1038 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1263 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1070 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1101 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1039 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1264 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1071 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1102 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1040 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1265 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1072 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1103 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1041 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1266 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1073 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1104 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1042 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1267 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1074 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1105 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1043 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1268 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1075 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1106 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1044 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1269 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1076 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1107 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1045 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1270 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1077 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1108 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1046 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1271 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1078 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1109 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1047 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1272 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1079 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1110 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1048 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1273 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1080 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1111 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1049 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1224 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1031 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1062 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1000 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1225 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1032 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1063 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1001 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1226 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1033 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1064 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1002 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1227 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1034 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1065 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1003 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1228 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1035 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1066 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1004 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1229 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1036 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1067 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1005 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1230 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1037 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1068 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1006 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1231 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1038 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1069 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1007 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1232 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1039 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1070 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1008 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1233 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1040 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1071 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1009 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1234 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1041 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1072 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1010 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1235 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1042 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1073 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1011 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1236 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1043 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1074 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1012 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1237 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1044 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1075 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1013 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1238 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1045 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1076 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1014 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1239 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1046 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1077 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1015 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1240 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1047 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1078 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1016 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1241 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1048 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1079 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1017 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1242 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1049 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1080 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1018 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1243 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1050 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1081 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1019 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1244 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1051 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1082 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1020 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1245 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1052 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1083 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1021 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1246 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1053 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1084 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1022 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1247 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1054 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1085 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1023 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1248 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1055 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1086 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1024 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1199 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1006 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1037 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_975 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1200 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1007 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1038 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_976 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1201 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1008 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1039 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_977 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1202 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1009 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1040 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_978 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1203 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1010 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1041 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_979 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1204 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1011 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1042 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_980 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1205 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1012 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1043 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_981 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1206 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1013 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1044 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_982 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1207 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1014 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1045 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_983 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1208 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1015 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1046 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_984 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1209 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1016 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1047 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_985 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1210 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1017 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1048 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_986 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1211 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1018 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1049 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_987 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1212 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1019 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1050 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_988 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1213 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1020 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1051 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_989 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1214 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1021 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1052 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_990 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1215 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1022 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1053 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_991 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1216 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1023 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1054 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_992 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1217 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1024 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1055 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_993 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1218 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1025 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1056 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_994 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1219 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1026 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1057 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_995 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1220 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1027 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1058 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_996 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1221 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1028 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1059 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_997 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1222 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1029 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1060 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_998 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1223 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1030 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1061 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_999 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1174 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_981 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1012 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_950 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1175 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_982 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1013 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_951 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1176 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_983 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_1014 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_952 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1177 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_984 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1015 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_953 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1178 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_985 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1016 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_954 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1179 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_986 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1017 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_955 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1180 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_987 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1018 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_956 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1181 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_988 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1019 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_957 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1182 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_989 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1020 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_958 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1183 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_990 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1021 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_959 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1184 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_991 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1022 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_960 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1185 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_992 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1023 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_961 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1186 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_993 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1024 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_962 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1187 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_994 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1025 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_963 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1188 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_995 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1026 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_964 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1189 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_996 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1027 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_965 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1190 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_997 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1028 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_966 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1191 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_998 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1029 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_967 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1192 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_999 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1030 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_968 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1193 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1000 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1031 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_969 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1194 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1001 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1032 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_970 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1195 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1002 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1033 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_971 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1196 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1003 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1034 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_972 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1197 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1004 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1035 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_973 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1198 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_1005 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1036 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_974 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1149 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_956 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_987 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_925 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1150 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_957 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_988 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_926 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1151 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_958 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_989 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_927 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1152 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_959 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_990 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_928 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1153 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_960 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_991 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_929 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1154 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_961 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_992 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_930 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1155 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_962 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_993 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_931 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1156 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_963 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_994 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_932 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1157 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_964 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_995 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_933 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1158 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_965 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_996 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_934 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1159 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_966 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_997 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_935 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1160 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_967 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_998 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_936 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1161 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_968 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_999 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_937 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1162 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_969 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1000 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_938 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1163 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_970 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1001 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_939 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1164 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_971 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1002 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_940 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1165 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_972 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1003 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_941 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1166 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_973 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1004 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_942 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1167 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_974 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1005 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_943 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1168 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_975 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1006 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_944 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1169 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_976 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1007 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_945 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1170 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_977 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1008 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_946 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1171 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_978 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1009 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_947 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1172 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_979 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_1010 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_948 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1173 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_980 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_1011 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_949 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1124 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_931 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_962 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_900 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1125 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_932 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_963 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_901 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1126 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_933 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_964 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_902 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1127 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_934 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_965 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_903 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1128 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_935 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_966 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_904 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1129 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_936 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_967 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_905 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1130 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_937 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_968 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_906 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1131 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_938 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_969 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_907 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1132 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_939 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_970 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_908 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1133 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_940 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_971 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_909 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1134 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_941 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_972 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_910 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1135 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_942 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_973 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_911 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1136 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_943 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_974 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_912 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1137 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_944 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_975 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_913 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1138 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_945 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_976 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_914 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1139 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_946 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_977 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_915 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1140 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_947 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_978 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_916 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1141 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_948 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_979 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_917 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1142 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_949 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_980 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_918 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1143 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_950 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_981 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_919 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1144 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_951 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_982 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_920 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1145 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_952 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_983 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_921 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1146 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_953 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_984 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_922 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1147 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_954 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_985 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_923 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1148 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_955 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_986 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_924 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1099 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_906 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_937 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_875 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1100 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_907 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_938 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_876 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1101 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_908 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_939 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_877 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1102 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_909 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_940 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_878 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1103 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_910 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_941 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_879 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1104 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_911 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_942 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_880 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1105 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_912 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_943 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_881 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1106 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_913 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_944 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_882 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1107 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_914 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_945 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_883 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1108 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_915 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_946 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_884 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1109 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_916 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_947 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_885 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1110 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_917 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_948 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_886 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1111 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_918 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_949 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_887 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1112 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_919 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_950 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_888 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1113 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_920 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_951 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_889 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1114 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_921 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_952 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_890 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1115 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_922 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_953 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_891 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1116 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_923 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_954 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_892 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1117 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_924 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_955 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_893 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1118 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_925 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_956 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_894 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1119 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_926 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_957 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_895 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1120 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_927 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_958 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_896 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1121 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_928 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_959 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_897 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1122 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_929 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_960 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_898 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1123 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_930 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_961 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_899 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1074 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_881 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_912 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_850 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1075 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_882 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_913 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_851 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1076 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_883 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_914 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_852 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1077 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_884 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_915 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_853 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1078 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_885 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_916 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_854 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1079 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_886 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_917 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_855 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1080 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_887 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_918 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_856 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1081 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_888 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_919 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_857 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1082 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_889 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_920 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_858 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1083 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_890 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_921 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_859 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1084 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_891 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_922 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_860 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1085 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_892 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_923 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_861 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1086 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_893 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_924 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_862 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1087 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_894 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_925 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_863 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1088 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_895 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_926 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_864 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1089 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_896 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_927 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_865 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1090 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_897 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_928 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_866 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1091 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_898 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_929 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_867 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1092 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_899 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_930 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_868 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1093 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_900 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_931 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_869 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1094 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_901 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_932 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_870 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1095 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_902 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_933 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_871 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1096 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_903 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_934 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_872 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1097 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_904 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_935 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_873 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1098 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_905 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_936 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_874 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1049 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_856 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_887 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_825 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1050 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_857 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_888 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_826 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1051 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_858 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_889 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_827 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1052 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_859 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_890 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_828 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1053 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_860 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_891 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_829 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1054 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_861 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_892 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_830 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1055 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_862 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_893 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_831 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1056 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_863 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_894 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_832 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1057 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_864 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_895 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_833 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1058 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_865 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_896 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_834 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1059 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_866 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_897 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_835 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1060 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_867 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_898 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_836 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1061 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_868 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_899 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_837 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1062 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_869 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_900 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_838 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1063 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_870 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_901 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_839 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1064 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_871 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_902 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_840 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1065 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_872 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_903 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_841 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1066 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_873 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_904 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_842 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1067 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_874 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_905 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_843 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1068 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_875 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_906 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_844 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1069 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_876 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_907 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_845 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1070 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_877 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_908 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_846 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1071 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_878 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_909 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_847 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1072 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_879 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_910 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_848 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1073 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_880 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_911 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_849 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1024 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_831 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_862 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_800 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1025 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_832 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_863 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_801 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1026 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_833 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_864 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_802 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1027 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_834 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_865 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_803 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1028 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_835 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_866 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_804 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1029 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_836 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_867 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_805 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1030 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_837 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_868 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_806 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1031 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_838 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_869 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_807 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1032 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_839 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_870 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_808 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1033 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_840 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_871 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_809 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1034 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_841 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_872 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_810 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1035 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_842 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_873 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_811 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1036 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_843 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_874 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_812 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1037 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_844 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_875 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_813 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1038 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_845 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_876 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_814 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1039 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_846 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_877 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_815 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1040 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_847 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_878 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_816 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1041 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_848 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_879 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_817 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1042 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_849 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_880 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_818 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1043 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_850 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_881 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_819 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1044 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_851 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_882 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_820 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1045 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_852 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_883 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_821 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1046 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_853 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_884 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_822 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1047 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_854 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_885 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_823 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1048 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_855 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_886 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_824 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_999 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_806 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_837 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_775 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1000 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_807 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_838 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_776 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1001 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_808 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_839 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_777 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1002 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_809 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_840 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_778 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1003 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_810 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_841 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_779 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1004 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_811 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_842 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_780 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1005 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_812 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_843 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_781 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1006 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_813 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_844 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_782 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1007 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_814 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_845 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_783 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1008 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_815 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_846 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_784 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1009 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_816 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_847 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_785 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1010 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_817 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_848 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_786 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1011 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_818 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_849 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_787 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1012 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_819 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_850 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_788 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1013 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_820 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_851 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_789 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1014 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_821 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_852 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_790 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1015 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_822 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_853 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_791 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1016 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_823 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_854 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_792 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1017 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_824 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_855 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_793 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1018 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_825 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_856 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_794 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1019 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_826 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_857 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_795 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1020 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_827 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_858 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_796 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1021 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_828 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_859 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_797 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1022 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_829 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_860 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_798 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1023 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_830 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_861 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_799 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_974 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_781 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_812 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_750 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_975 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_782 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_813 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_751 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_976 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_783 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_814 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_752 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_977 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_784 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_815 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_753 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_978 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_785 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_816 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_754 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_979 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_786 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_817 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_755 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_980 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_787 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_818 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_756 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_981 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_788 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_819 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_757 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_982 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_789 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_820 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_758 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_983 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_790 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_821 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_759 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_984 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_791 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_822 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_760 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_985 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_792 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_823 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_761 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_986 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_793 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_824 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_762 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_987 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_794 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_825 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_763 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_988 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_795 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_826 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_764 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_989 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_796 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_827 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_765 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_990 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_797 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_828 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_766 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_991 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_798 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_829 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_767 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_992 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_799 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_830 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_768 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_993 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_800 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_831 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_769 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_994 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_801 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_832 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_770 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_995 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_802 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_833 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_771 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_996 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_803 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_834 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_772 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_997 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_804 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_835 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_773 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_998 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_805 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_836 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_774 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_949 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_756 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_787 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_725 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_950 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_757 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_788 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_726 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_951 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_758 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_789 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_727 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_952 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_759 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_790 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_728 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_953 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_760 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_791 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_729 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_954 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_761 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_792 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_730 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_955 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_762 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_793 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_731 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_956 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_763 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_794 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_732 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_957 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_764 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_795 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_733 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_958 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_765 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_796 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_734 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_959 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_766 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_797 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_735 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_960 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_767 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_798 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_736 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_961 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_768 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_799 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_737 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_962 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_769 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_800 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_738 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_963 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_770 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_801 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_739 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_964 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_771 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_802 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_740 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_965 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_772 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_803 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_741 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_966 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_773 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_804 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_742 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_967 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_774 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_805 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_743 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_968 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_775 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_806 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_744 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_969 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_776 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_807 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_745 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_970 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_777 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_808 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_746 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_971 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_778 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_809 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_747 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_972 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_779 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_810 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_748 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_973 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_780 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_811 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_749 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_924 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_731 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_762 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_700 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_925 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_732 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_763 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_701 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_926 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_733 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_764 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_702 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_927 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_734 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_765 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_703 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_928 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_735 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_766 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_704 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_929 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_736 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_767 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_705 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_930 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_737 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_768 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_706 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_931 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_738 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_769 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_707 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_932 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_739 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_770 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_708 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_933 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_740 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_771 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_709 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_934 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_741 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_772 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_710 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_935 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_742 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_773 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_711 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_936 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_743 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_774 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_712 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_937 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_744 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_775 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_713 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_938 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_745 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_776 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_714 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_939 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_746 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_777 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_715 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_940 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_747 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_778 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_716 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_941 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_748 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_779 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_717 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_942 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_749 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_780 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_718 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_943 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_750 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_781 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_719 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_944 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_751 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_782 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_720 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_945 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_752 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_783 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_721 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_946 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_753 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_784 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_722 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_947 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_754 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_785 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_723 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_948 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_755 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_786 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_724 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_899 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_706 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_737 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_675 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_900 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_707 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_738 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_676 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_901 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_708 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_739 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_677 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_902 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_709 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_740 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_678 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_903 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_710 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_741 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_679 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_904 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_711 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_742 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_680 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_905 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_712 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_743 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_681 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_906 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_713 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_744 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_682 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_907 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_714 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_745 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_683 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_908 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_715 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_746 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_684 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_909 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_716 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_747 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_685 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_910 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_717 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_748 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_686 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_911 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_718 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_749 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_687 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_912 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_719 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_750 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_688 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_913 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_720 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_751 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_689 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_914 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_721 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_752 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_690 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_915 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_722 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_753 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_691 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_916 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_723 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_754 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_692 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_917 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_724 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_755 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_693 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_918 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_725 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_756 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_694 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_919 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_726 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_757 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_695 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_920 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_727 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_758 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_696 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_921 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_728 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_759 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_697 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_922 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_729 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_760 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_698 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_923 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_730 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_761 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_699 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_874 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_681 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_712 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_650 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_875 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_682 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_713 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_651 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_876 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_683 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_714 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_652 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_877 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_684 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_715 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_653 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_878 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_685 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_716 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_654 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_879 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_686 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_717 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_655 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_880 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_687 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_718 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_656 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_881 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_688 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_719 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_657 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_882 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_689 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_720 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_658 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_883 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_690 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_721 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_659 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_884 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_691 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_722 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_660 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_885 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_692 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_723 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_661 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_886 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_693 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_724 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_662 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_887 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_694 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_725 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_663 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_888 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_695 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_726 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_664 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_889 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_696 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_727 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_665 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_890 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_697 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_728 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_666 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_891 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_698 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_729 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_667 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_892 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_699 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_730 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_668 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_893 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_700 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_731 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_669 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_894 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_701 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_732 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_670 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_895 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_702 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_733 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_671 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_896 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_703 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_734 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_672 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_897 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_704 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_735 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_673 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_898 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_705 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_736 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_674 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_849 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_656 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_687 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_625 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_850 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_657 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_688 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_626 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_851 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_658 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_689 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_627 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_852 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_659 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_690 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_628 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_853 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_660 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_691 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_629 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_854 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_661 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_692 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_630 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_855 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_662 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_693 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_631 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_856 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_663 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_694 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_632 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_857 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_664 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_695 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_633 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_858 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_665 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_696 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_634 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_859 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_666 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_697 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_635 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_860 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_667 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_698 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_636 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_861 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_668 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_699 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_637 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_862 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_669 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_700 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_638 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_863 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_670 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_701 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_639 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_864 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_671 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_702 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_640 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_865 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_672 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_703 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_641 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_866 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_673 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_704 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_642 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_867 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_674 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_705 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_643 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_868 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_675 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_706 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_644 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_869 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_676 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_707 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_645 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_870 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_677 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_708 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_646 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_871 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_678 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_709 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_647 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_872 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_679 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_710 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_648 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_873 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_680 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_711 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_649 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_824 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_631 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_662 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_600 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_825 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_632 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_663 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_601 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_826 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_633 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_664 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_602 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_827 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_634 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_665 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_603 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_828 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_635 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_666 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_604 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_829 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_636 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_667 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_605 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_830 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_637 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_668 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_606 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_831 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_638 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_669 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_607 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_832 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_639 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_670 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_608 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_833 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_640 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_671 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_609 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_834 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_641 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_672 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_610 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_835 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_642 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_673 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_611 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_836 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_643 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_674 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_612 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_837 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_644 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_675 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_613 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_838 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_645 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_676 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_614 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_839 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_646 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_677 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_615 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_840 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_647 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_678 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_616 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_841 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_648 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_679 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_617 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_842 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_649 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_680 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_618 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_843 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_650 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_681 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_619 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_844 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_651 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_682 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_620 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_845 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_652 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_683 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_621 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_846 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_653 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_684 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_622 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_847 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_654 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_685 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_623 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_848 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_655 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_686 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_624 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_799 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_606 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_637 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_575 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_800 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_607 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_638 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_576 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_801 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_608 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_639 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_577 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_802 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_609 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_640 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_578 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_803 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_610 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_641 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_579 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_804 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_611 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_642 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_580 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_805 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_612 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_643 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_581 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_806 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_613 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_644 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_582 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_807 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_614 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_645 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_583 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_808 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_615 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_646 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_584 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_809 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_616 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_647 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_585 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_810 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_617 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_648 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_586 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_811 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_618 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_649 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_587 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_812 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_619 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_650 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_588 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_813 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_620 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_651 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_589 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_814 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_621 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_652 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_590 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_815 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_622 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_653 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_591 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_816 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_623 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_654 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_592 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_817 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_624 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_655 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_593 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_818 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_625 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_656 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_594 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_819 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_626 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_657 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_595 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_820 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_627 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_658 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_596 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_821 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_628 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_659 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_597 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_822 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_629 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_660 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_598 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_823 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_630 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_661 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_599 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_774 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_581 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_612 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_550 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_775 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_582 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_613 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_551 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_776 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_583 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_614 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_552 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_777 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_584 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_615 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_553 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_778 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_585 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_616 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_554 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_779 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_586 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_617 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_555 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_780 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_587 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_618 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_556 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_781 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_588 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_619 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_557 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_782 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_589 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_620 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_558 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_783 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_590 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_621 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_559 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_784 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_591 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_622 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_560 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_785 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_592 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_623 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_561 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_786 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_593 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_624 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_562 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_787 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_594 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_625 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_563 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_788 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_595 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_626 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_564 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_789 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_596 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_627 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_565 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_790 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_597 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_628 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_566 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_791 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_598 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_629 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_567 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_792 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_599 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_630 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_568 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_793 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_600 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_631 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_569 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_794 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_601 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_632 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_570 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_795 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_602 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_633 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_571 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_796 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_603 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_634 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_572 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_797 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_604 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_635 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_573 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_798 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_605 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_636 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_574 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_749 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_556 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_587 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_525 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_750 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_557 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_588 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_526 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_751 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_558 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_589 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_527 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_752 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_559 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_590 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_528 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_753 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_560 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_591 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_529 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_754 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_561 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_592 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_530 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_755 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_562 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_593 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_531 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_756 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_563 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_594 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_532 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_757 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_564 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_595 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_533 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_758 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_565 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_596 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_534 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_759 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_566 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_597 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_535 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_760 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_567 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_598 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_536 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_761 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_568 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_599 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_537 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_762 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_569 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_600 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_538 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_763 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_570 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_601 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_539 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_764 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_571 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_602 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_540 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_765 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_572 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_603 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_541 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_766 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_573 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_604 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_542 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_767 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_574 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_605 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_543 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_768 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_575 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_606 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_544 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_769 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_576 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_607 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_545 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_770 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_577 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_608 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_546 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_771 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_578 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_609 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_547 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_772 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_579 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_610 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_548 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_773 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_580 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_611 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_549 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_724 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_531 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_562 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_500 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_725 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_532 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_563 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_501 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_726 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_533 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_564 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_502 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_727 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_534 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_565 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_503 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_728 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_535 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_566 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_504 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_729 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_536 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_567 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_505 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_730 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_537 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_568 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_506 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_731 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_538 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_569 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_507 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_732 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_539 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_570 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_508 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_733 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_540 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_571 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_509 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_734 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_541 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_572 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_510 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_735 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_542 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_573 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_511 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_736 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_543 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_574 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_512 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_737 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_544 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_575 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_513 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_738 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_545 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_576 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_514 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_739 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_546 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_577 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_515 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_740 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_547 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_578 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_516 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_741 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_548 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_579 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_517 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_742 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_549 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_580 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_518 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_743 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_550 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_581 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_519 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_744 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_551 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_582 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_520 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_745 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_552 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_583 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_521 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_746 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_553 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_584 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_522 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_747 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_554 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_585 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_523 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_748 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_555 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_586 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_524 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_699 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_506 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_537 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_475 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_700 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_507 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_538 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_476 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_701 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_508 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_539 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_477 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_702 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_509 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_540 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_478 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_703 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_510 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_541 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_479 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_704 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_511 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_542 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_480 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_705 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_512 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_543 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_481 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_706 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_513 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_544 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_482 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_707 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_514 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_545 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_483 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_708 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_515 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_546 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_484 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_709 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_516 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_547 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_485 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_710 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_517 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_548 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_486 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_711 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_518 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_549 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_487 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_712 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_519 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_550 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_488 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_713 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_520 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_551 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_489 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_714 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_521 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_552 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_490 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_715 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_522 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_553 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_491 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_716 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_523 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_554 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_492 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_717 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_524 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_555 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_493 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_718 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_525 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_556 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_494 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_719 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_526 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_557 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_495 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_720 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_527 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_558 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_496 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_721 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_528 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_559 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_497 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_722 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_529 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_560 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_498 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_723 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_530 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_561 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_499 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_674 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_481 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_512 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_450 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_675 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_482 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_513 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_451 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_676 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_483 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_514 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_452 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_677 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_484 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_515 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_453 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_678 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_485 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_516 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_454 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_679 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_486 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_517 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_455 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_680 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_487 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_518 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_456 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_681 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_488 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_519 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_457 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_682 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_489 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_520 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_458 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_683 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_490 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_521 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_459 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_684 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_491 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_522 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_460 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_685 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_492 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_523 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_461 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_686 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_493 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_524 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_462 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_687 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_494 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_525 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_463 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_688 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_495 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_526 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_464 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_689 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_496 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_527 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_465 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_690 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_497 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_528 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_466 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_691 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_498 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_529 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_467 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_692 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_499 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_530 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_468 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_693 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_500 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_531 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_469 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_694 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_501 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_532 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_470 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_695 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_502 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_533 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_471 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_696 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_503 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_534 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_472 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_697 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_504 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_535 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_473 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_698 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_505 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_536 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_474 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_649 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_456 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_487 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_425 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_650 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_457 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_488 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_426 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_651 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_458 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_489 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_427 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_652 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_459 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_490 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_428 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_653 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_460 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_491 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_429 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_654 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_461 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_492 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_430 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_655 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_462 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_493 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_431 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_656 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_463 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_494 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_432 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_657 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_464 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_495 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_433 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_658 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_465 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_496 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_434 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_659 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_466 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_497 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_435 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_660 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_467 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_498 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_436 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_661 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_468 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_499 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_437 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_662 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_469 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_500 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_438 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_663 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_470 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_501 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_439 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_664 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_471 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_502 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_440 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_665 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_472 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_503 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_441 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_666 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_473 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_504 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_442 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_667 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_474 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_505 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_443 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_668 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_475 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_506 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_444 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_669 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_476 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_507 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_445 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_670 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_477 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_508 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_446 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_671 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_478 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_509 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_447 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_672 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_479 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_510 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_448 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_673 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_480 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_511 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_449 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_624 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_431 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_462 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_400 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_625 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_432 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_463 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_401 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_626 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_433 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_464 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_402 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_627 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_434 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_465 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_403 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_628 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_435 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_466 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_404 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_629 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_436 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_467 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_405 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_630 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_437 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_468 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_406 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_631 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_438 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_469 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_407 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_632 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_439 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_470 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_408 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_633 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_440 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_471 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_409 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_634 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_441 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_472 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_410 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_635 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_442 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_473 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_411 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_636 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_443 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_474 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_412 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_637 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_444 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_475 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_413 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_638 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_445 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_476 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_414 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_639 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_446 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_477 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_415 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_640 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_447 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_478 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_416 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_641 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_448 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_479 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_417 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_642 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_449 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_480 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_418 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_643 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_450 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_481 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_419 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_644 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_451 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_482 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_420 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_645 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_452 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_483 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_421 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_646 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_453 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_484 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_422 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_647 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_454 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_485 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_423 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_648 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_455 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_486 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_424 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_599 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_406 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_437 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_375 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_600 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_407 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_438 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_376 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_601 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_408 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_439 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_377 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_602 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_409 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_440 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_378 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_603 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_410 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_441 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_379 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_604 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_411 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_442 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_380 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_605 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_412 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_443 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_381 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_606 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_413 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_444 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_382 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_607 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_414 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_445 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_383 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_608 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_415 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_446 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_384 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_609 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_416 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_447 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_385 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_610 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_417 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_448 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_386 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_611 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_418 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_449 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_387 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_612 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_419 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_450 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_388 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_613 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_420 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_451 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_389 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_614 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_421 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_452 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_390 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_615 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_422 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_453 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_391 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_616 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_423 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_454 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_392 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_617 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_424 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_455 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_393 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_618 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_425 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_456 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_394 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_619 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_426 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_457 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_395 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_620 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_427 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_458 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_396 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_621 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_428 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_459 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_397 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_622 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_429 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_460 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_398 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_623 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_430 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_461 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_399 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_574 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_381 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_412 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_350 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_575 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_382 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_413 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_351 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_576 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_383 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_414 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_352 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_577 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_384 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_415 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_353 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_578 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_385 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_416 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_354 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_579 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_386 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_417 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_355 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_580 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_387 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_418 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_356 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_581 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_388 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_419 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_357 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_582 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_389 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_420 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_358 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_583 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_390 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_421 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_359 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_584 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_391 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_422 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_360 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_585 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_392 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_423 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_361 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_586 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_393 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_424 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_362 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_587 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_394 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_425 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_363 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_588 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_395 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_426 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_364 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_589 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_396 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_427 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_365 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_590 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_397 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_428 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_366 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_591 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_398 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_429 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_367 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_592 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_399 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_430 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_368 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_593 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_400 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_431 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_369 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_594 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_401 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_432 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_370 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_595 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_402 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_433 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_371 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_596 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_403 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_434 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_372 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_597 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_404 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_435 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_373 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_598 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_405 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_436 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_374 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_549 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_356 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_387 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_325 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_550 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_357 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_388 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_326 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_551 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_358 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_389 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_327 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_552 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_359 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_390 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_328 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_553 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_360 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_391 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_329 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_554 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_361 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_392 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_330 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_555 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_362 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_393 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_331 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_556 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_363 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_394 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_332 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_557 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_364 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_395 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_333 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_558 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_365 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_396 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_334 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_559 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_366 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_397 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_335 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_560 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_367 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_398 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_336 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_561 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_368 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_399 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_337 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_562 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_369 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_400 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_338 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_563 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_370 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_401 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_339 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_564 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_371 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_402 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_340 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_565 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_372 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_403 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_341 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_566 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_373 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_404 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_342 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_567 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_374 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_405 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_343 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_568 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_375 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_406 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_344 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_569 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_376 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_407 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_345 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_570 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_377 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_408 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_346 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_571 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_378 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_409 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_347 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_572 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_379 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_410 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_348 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_573 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_380 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_411 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_349 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_524 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_331 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_362 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_300 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_525 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_332 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_363 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_301 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_526 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_333 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_364 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_302 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_527 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_334 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_365 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_303 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_528 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_335 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_366 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_304 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_529 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_336 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_367 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_305 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_530 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_337 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_368 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_306 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_531 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_338 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_369 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_307 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_532 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_339 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_370 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_308 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_533 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_340 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_371 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_309 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_534 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_341 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_372 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_310 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_535 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_342 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_373 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_311 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_536 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_343 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_374 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_312 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_537 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_344 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_375 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_313 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_538 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_345 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_376 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_314 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_539 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_346 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_377 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_315 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_540 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_347 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_378 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_316 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_541 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_348 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_379 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_317 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_542 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_349 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_380 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_318 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_543 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_350 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_381 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_319 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_544 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_351 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_382 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_320 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_545 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_352 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_383 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_321 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_546 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_353 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_384 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_322 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_547 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_354 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_385 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_323 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_548 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_355 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_386 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_324 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_499 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_306 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_337 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_275 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_500 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_307 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_338 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_276 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_501 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_308 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_339 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_277 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_502 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_309 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_340 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_278 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_503 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_310 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_341 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_279 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_504 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_311 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_342 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_280 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_505 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_312 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_343 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_281 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_506 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_313 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_344 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_282 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_507 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_314 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_345 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_283 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_508 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_315 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_346 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_284 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_509 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_316 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_347 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_285 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_510 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_317 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_348 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_286 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_511 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_318 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_349 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_287 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_512 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_319 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_350 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_288 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_513 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_320 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_351 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_289 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_514 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_321 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_352 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_290 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_515 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_322 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_353 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_291 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_516 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_323 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_354 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_292 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_517 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_324 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_355 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_293 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_518 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_325 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_356 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_294 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_519 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_326 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_357 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_295 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_520 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_327 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_358 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_296 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_521 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_328 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_359 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_297 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_522 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_329 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_360 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_298 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_523 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_330 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_361 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_299 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_474 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_281 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_312 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_250 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_475 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_282 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_313 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_251 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_476 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_283 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_314 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_252 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_477 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_284 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_315 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_253 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_478 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_285 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_316 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_254 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_479 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_286 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_317 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_255 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_480 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_287 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_318 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_256 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_481 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_288 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_319 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_257 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_482 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_289 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_320 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_258 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_483 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_290 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_321 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_259 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_484 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_291 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_322 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_260 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_485 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_292 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_323 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_261 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_486 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_293 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_324 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_262 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_487 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_294 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_325 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_263 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_488 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_295 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_326 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_264 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_489 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_296 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_327 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_265 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_490 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_297 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_328 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_266 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_491 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_298 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_329 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_267 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_492 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_299 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_330 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_268 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_493 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_300 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_331 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_269 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_494 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_301 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_332 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_270 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_495 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_302 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_333 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_271 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_496 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_303 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_334 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_272 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_497 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_304 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_335 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_273 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_498 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_305 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_336 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_274 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_449 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_256 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_287 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_225 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_450 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_257 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_288 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_226 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_451 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_258 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_289 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_227 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_452 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_259 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_290 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_228 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_453 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_260 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_291 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_229 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_454 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_261 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_292 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_230 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_455 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_262 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_293 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_231 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_456 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_263 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_294 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_232 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_457 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_264 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_295 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_233 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_458 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_265 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_296 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_234 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_459 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_266 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_297 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_235 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_460 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_267 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_298 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_236 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_461 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_268 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_299 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_237 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_462 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_269 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_300 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_238 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_463 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_270 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_301 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_239 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_464 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_271 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_302 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_240 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_465 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_272 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_303 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_241 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_466 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_273 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_304 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_242 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_467 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_274 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_305 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_243 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_468 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_275 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_306 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_244 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_469 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_276 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_307 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_245 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_470 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_277 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_308 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_246 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_471 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_278 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_309 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_247 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_472 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_279 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_310 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_248 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_473 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_280 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_311 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_249 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_424 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_231 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_262 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_200 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_425 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_232 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_263 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_201 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_426 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_233 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_264 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_202 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_427 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_234 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_265 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_203 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_428 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_235 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_266 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_204 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_429 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_236 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_267 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_205 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_430 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_237 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_268 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_206 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_431 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_238 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_269 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_207 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_432 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_239 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_270 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_208 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_433 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_240 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_271 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_209 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_434 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_241 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_272 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_210 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_435 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_242 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_273 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_211 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_436 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_243 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_274 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_212 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_437 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_244 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_275 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_213 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_438 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_245 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_276 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_214 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_439 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_246 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_277 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_215 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_440 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_247 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_278 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_216 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_441 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_248 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_279 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_217 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_442 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_249 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_280 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_218 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_443 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_250 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_281 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_219 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_444 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_251 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_282 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_220 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_445 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_252 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_283 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_221 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_446 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_253 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_284 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_222 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_447 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_254 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_285 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_223 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_448 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_255 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_286 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_224 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_399 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_206 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_237 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_175 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_400 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_207 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_238 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_176 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_401 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_208 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_239 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_177 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_402 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_209 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_240 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_178 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_403 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_210 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_241 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_179 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_404 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_211 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_242 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_180 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_405 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_212 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_243 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_181 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_406 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_213 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_244 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_182 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_407 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_214 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_245 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_183 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_408 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_215 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_246 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_184 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_409 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_216 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_247 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_185 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_410 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_217 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_248 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_186 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_411 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_218 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_249 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_187 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_412 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_219 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_250 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_188 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_413 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_220 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_251 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_189 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_414 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_221 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_252 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_190 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_415 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_222 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_253 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_191 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_416 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_223 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_254 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_192 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_417 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_224 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_255 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_193 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_418 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_225 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_256 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_194 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_419 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_226 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_257 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_195 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_420 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_227 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_258 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_196 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_421 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_228 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_259 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_197 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_422 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_229 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_260 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_198 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_423 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_230 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_261 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_199 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_374 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_181 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_212 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_150 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_375 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_182 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_213 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_151 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_376 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_183 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_214 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_152 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_377 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_184 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_215 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_153 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_378 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_185 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_216 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_154 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_379 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_186 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_217 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_155 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_380 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_187 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_218 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_156 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_381 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_188 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_219 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_157 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_382 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_189 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_220 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_158 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_383 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_190 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_221 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_159 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_384 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_191 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_222 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_160 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_385 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_192 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_223 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_161 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_386 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_193 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_224 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_162 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_387 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_194 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_225 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_163 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_388 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_195 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_226 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_164 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_389 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_196 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_227 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_165 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_390 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_197 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_228 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_166 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_391 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_198 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_229 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_167 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_392 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_199 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_230 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_168 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_393 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_200 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_231 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_169 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_394 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_201 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_232 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_170 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_395 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_202 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_233 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_171 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_396 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_203 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_234 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_172 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_397 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_204 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_235 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_173 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_398 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_205 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_236 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_174 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_349 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_156 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_187 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_125 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_350 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_157 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_188 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_126 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_351 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_158 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_189 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_127 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_352 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_159 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_190 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_128 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_353 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_160 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_191 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_129 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_354 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_161 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_192 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_130 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_355 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_162 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_193 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_131 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_356 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_163 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_194 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_132 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_357 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_164 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_195 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_133 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_358 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_165 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_196 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_134 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_359 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_166 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_197 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_135 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_360 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_167 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_198 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_136 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_361 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_168 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_199 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_137 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_362 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_169 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_200 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_138 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_363 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_170 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_201 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_139 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_364 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_171 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_202 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_140 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_365 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_172 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_203 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_141 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_366 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_173 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_204 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_142 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_367 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_174 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_205 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_143 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_368 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_175 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_206 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_144 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_369 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_176 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_207 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_145 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_370 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_177 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_208 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_146 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_371 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_178 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_209 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_147 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_372 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_179 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_210 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_148 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_373 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_180 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_211 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_149 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_324 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_131 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_162 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_100 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_325 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_132 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_163 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_101 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_326 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_133 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_164 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_102 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_327 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_134 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_165 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_103 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_328 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_135 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_166 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_104 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_329 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_136 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_167 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_105 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_330 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_137 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_168 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_106 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_331 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_138 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_169 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_107 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_332 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_139 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_170 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_108 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_333 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_140 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_171 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_109 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_334 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_141 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_172 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_110 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_335 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_142 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_173 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_111 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_336 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_143 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_174 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_112 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_337 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_144 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_175 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_113 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_338 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_145 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_176 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_114 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_339 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_146 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_177 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_115 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_340 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_147 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_178 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_116 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_341 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_148 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_179 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_117 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_342 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_149 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_180 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_118 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_343 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_150 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_181 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_119 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_344 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_151 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_182 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_120 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_345 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_152 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_183 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_121 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_346 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_153 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_184 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_122 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_347 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_154 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_185 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_123 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_348 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_155 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_186 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_124 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_299 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_106 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_137 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_75 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_300 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_107 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_138 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_76 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_301 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_108 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_139 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_77 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_302 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_109 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_140 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_78 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_303 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_110 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_141 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_79 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_304 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_111 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_142 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_80 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_305 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_112 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_143 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_81 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_306 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_113 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_144 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_82 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_307 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_114 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_145 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_83 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_308 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_115 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_146 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_84 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_309 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_116 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_147 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_85 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_310 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_117 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_148 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_86 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_311 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_118 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_149 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_87 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_312 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_119 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_150 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_88 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_313 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_120 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_151 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_89 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_314 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_121 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_152 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_90 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_315 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_122 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_153 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_91 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_316 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_123 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_154 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_92 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_317 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_124 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_155 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_93 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_318 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_125 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_156 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_94 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_319 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_126 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_157 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_95 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_320 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_127 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_158 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_96 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_321 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_128 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_159 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_97 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_322 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_129 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_160 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_98 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_323 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_130 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_161 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_99 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_274 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_81 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_112 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_50 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_275 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_82 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_113 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_51 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_276 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_83 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_114 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_52 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_277 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_84 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_115 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_53 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_278 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_85 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_116 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_54 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_279 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_86 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_117 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_55 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_280 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_87 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_118 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_56 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_281 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_88 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_119 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_57 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_282 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_89 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_120 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_58 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_283 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_90 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_121 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_59 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_284 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_91 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_122 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_60 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_285 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_92 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_123 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_61 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_286 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_93 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_124 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_62 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_287 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_94 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_125 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_63 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_288 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_95 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_126 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_64 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_289 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_96 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_127 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_65 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_290 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_97 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_128 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_66 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_291 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_98 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_129 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_67 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_292 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_99 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_130 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_68 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_293 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_100 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_131 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_69 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_294 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_101 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_132 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_70 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_295 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_102 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_133 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_71 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_296 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_103 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_134 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_72 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_297 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_104 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_135 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_73 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_298 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_105 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_136 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_74 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_249 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_56 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_87 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_25 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_250 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_57 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_88 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_26 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_251 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U654 SOURCE activation_accelerator.cpp:440 VARIABLE add6_58 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U660 SOURCE activation_accelerator.cpp:440 VARIABLE div_89 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U657 SOURCE activation_accelerator.cpp:442 VARIABLE mul_27 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_252 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_59 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_90 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_28 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_253 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_60 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_91 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_29 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_254 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_61 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_92 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_30 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_255 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_62 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_93 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_31 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_256 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_63 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_94 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_32 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_257 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_64 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_95 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_33 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_258 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_65 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_96 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_34 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_259 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_66 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_97 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_35 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_260 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_67 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_98 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_36 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_261 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_68 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_99 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_37 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_262 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_69 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_100 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_38 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_263 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_70 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_101 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_39 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_264 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_71 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_102 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_40 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_265 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_72 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_103 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_41 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_266 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_73 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_104 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_42 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_267 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_74 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_105 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_43 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_268 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_75 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_106 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_44 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_269 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_76 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_107 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_45 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_270 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_77 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_108 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_46 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_271 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_78 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_109 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_47 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_272 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_79 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_110 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_48 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_273 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_80 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_111 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_49 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_200 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_5 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_s LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_s LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_202 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_32 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_63 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_5 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_204 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_33 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_64 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_6 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_206 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_34 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_65 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_7 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_208 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_35 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_66 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_8 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_210 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_36 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_67 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_9 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_212 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_37 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_68 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_1 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_214 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_38 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_69 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_2 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_216 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_39 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_70 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_3 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_218 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_40 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_71 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_4 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_220 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_41 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_72 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_10 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_222 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_42 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_73 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_11 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_224 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_43 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_74 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_12 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_226 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_44 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_75 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_13 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_228 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_45 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_76 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_14 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_230 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_46 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_77 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_15 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_232 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_47 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_78 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_16 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_234 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_48 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_79 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_17 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_236 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_49 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_80 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_18 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_238 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_50 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_81 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_19 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_240 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_51 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_82 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_20 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_242 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_52 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_83 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_21 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_244 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_53 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_84 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_22 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_246 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U652 SOURCE activation_accelerator.cpp:440 VARIABLE add6_54 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U658 SOURCE activation_accelerator.cpp:440 VARIABLE div_85 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U655 SOURCE activation_accelerator.cpp:442 VARIABLE mul_23 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_248 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U653 SOURCE activation_accelerator.cpp:440 VARIABLE add6_55 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U659 SOURCE activation_accelerator.cpp:440 VARIABLE div_86 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U656 SOURCE activation_accelerator.cpp:442 VARIABLE mul_24 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_48289_p2 SOURCE activation_accelerator.cpp:432 VARIABLE add_ln432 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 37 BRAM 0 URAM 0}} square_Pipeline_sum_square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_2336_p2 SOURCE ./bf16_accl.h:368 VARIABLE add_ln368 LOOP sum_square BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE ./bf16_accl.h:374 VARIABLE mul7 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U834 SOURCE ./bf16_accl.h:374 VARIABLE add LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE ./bf16_accl.h:374 VARIABLE mul7_1 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U835 SOURCE ./bf16_accl.h:374 VARIABLE add10_1 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE ./bf16_accl.h:374 VARIABLE mul7_2 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U836 SOURCE ./bf16_accl.h:374 VARIABLE add10_2 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE ./bf16_accl.h:374 VARIABLE mul7_3 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U837 SOURCE ./bf16_accl.h:374 VARIABLE add10_3 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U860 SOURCE ./bf16_accl.h:374 VARIABLE mul7_4 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U838 SOURCE ./bf16_accl.h:374 VARIABLE add10_4 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE ./bf16_accl.h:374 VARIABLE mul7_5 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U839 SOURCE ./bf16_accl.h:374 VARIABLE add10_5 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE ./bf16_accl.h:374 VARIABLE mul7_6 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U840 SOURCE ./bf16_accl.h:374 VARIABLE add10_6 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U863 SOURCE ./bf16_accl.h:374 VARIABLE mul7_7 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U841 SOURCE ./bf16_accl.h:374 VARIABLE add10_7 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U864 SOURCE ./bf16_accl.h:374 VARIABLE mul7_8 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U842 SOURCE ./bf16_accl.h:374 VARIABLE add10_8 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U865 SOURCE ./bf16_accl.h:374 VARIABLE mul7_9 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U843 SOURCE ./bf16_accl.h:374 VARIABLE add10_9 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U866 SOURCE ./bf16_accl.h:374 VARIABLE mul7_s LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U844 SOURCE ./bf16_accl.h:374 VARIABLE add10_s LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE ./bf16_accl.h:374 VARIABLE mul7_10 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U845 SOURCE ./bf16_accl.h:374 VARIABLE add10_10 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE ./bf16_accl.h:374 VARIABLE mul7_11 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U846 SOURCE ./bf16_accl.h:374 VARIABLE add10_11 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE ./bf16_accl.h:374 VARIABLE mul7_12 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U847 SOURCE ./bf16_accl.h:374 VARIABLE add10_12 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE ./bf16_accl.h:374 VARIABLE mul7_13 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U848 SOURCE ./bf16_accl.h:374 VARIABLE add10_13 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE ./bf16_accl.h:374 VARIABLE mul7_14 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U849 SOURCE ./bf16_accl.h:374 VARIABLE add10_14 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE ./bf16_accl.h:374 VARIABLE mul7_15 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U850 SOURCE ./bf16_accl.h:374 VARIABLE add10_15 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE ./bf16_accl.h:374 VARIABLE mul7_16 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U851 SOURCE ./bf16_accl.h:374 VARIABLE add10_16 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE ./bf16_accl.h:374 VARIABLE mul7_17 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U852 SOURCE ./bf16_accl.h:374 VARIABLE add10_17 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE ./bf16_accl.h:374 VARIABLE mul7_18 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U853 SOURCE ./bf16_accl.h:374 VARIABLE add10_18 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U876 SOURCE ./bf16_accl.h:374 VARIABLE mul7_19 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U854 SOURCE ./bf16_accl.h:374 VARIABLE add10_19 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U877 SOURCE ./bf16_accl.h:374 VARIABLE mul7_20 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U855 SOURCE ./bf16_accl.h:374 VARIABLE add10_20 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE ./bf16_accl.h:374 VARIABLE mul7_21 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U834 SOURCE ./bf16_accl.h:374 VARIABLE add10_21 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE ./bf16_accl.h:374 VARIABLE mul7_22 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U835 SOURCE ./bf16_accl.h:374 VARIABLE add10_22 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE ./bf16_accl.h:374 VARIABLE mul7_23 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U836 SOURCE ./bf16_accl.h:374 VARIABLE add10_23 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE ./bf16_accl.h:374 VARIABLE mul7_24 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U837 SOURCE ./bf16_accl.h:374 VARIABLE add10_24 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U860 SOURCE ./bf16_accl.h:374 VARIABLE mul7_25 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U838 SOURCE ./bf16_accl.h:374 VARIABLE add10_25 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE ./bf16_accl.h:374 VARIABLE mul7_26 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U839 SOURCE ./bf16_accl.h:374 VARIABLE add10_26 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE ./bf16_accl.h:374 VARIABLE mul7_27 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U840 SOURCE ./bf16_accl.h:374 VARIABLE add10_27 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U863 SOURCE ./bf16_accl.h:374 VARIABLE mul7_28 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U841 SOURCE ./bf16_accl.h:374 VARIABLE add10_28 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U864 SOURCE ./bf16_accl.h:374 VARIABLE mul7_29 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U842 SOURCE ./bf16_accl.h:374 VARIABLE add10_29 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U865 SOURCE ./bf16_accl.h:374 VARIABLE mul7_30 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U843 SOURCE ./bf16_accl.h:374 VARIABLE add10_30 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U866 SOURCE ./bf16_accl.h:374 VARIABLE mul7_31 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U844 SOURCE ./bf16_accl.h:374 VARIABLE add10_31 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE ./bf16_accl.h:374 VARIABLE mul7_32 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U845 SOURCE ./bf16_accl.h:374 VARIABLE add10_32 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE ./bf16_accl.h:374 VARIABLE mul7_33 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U846 SOURCE ./bf16_accl.h:374 VARIABLE add10_33 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE ./bf16_accl.h:374 VARIABLE mul7_34 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U847 SOURCE ./bf16_accl.h:374 VARIABLE add10_34 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE ./bf16_accl.h:374 VARIABLE mul7_35 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U848 SOURCE ./bf16_accl.h:374 VARIABLE add10_35 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE ./bf16_accl.h:374 VARIABLE mul7_36 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U849 SOURCE ./bf16_accl.h:374 VARIABLE add10_36 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE ./bf16_accl.h:374 VARIABLE mul7_37 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U850 SOURCE ./bf16_accl.h:374 VARIABLE add10_37 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE ./bf16_accl.h:374 VARIABLE mul7_38 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U851 SOURCE ./bf16_accl.h:374 VARIABLE add10_38 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE ./bf16_accl.h:374 VARIABLE mul7_39 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U852 SOURCE ./bf16_accl.h:374 VARIABLE add10_39 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE ./bf16_accl.h:374 VARIABLE mul7_40 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U853 SOURCE ./bf16_accl.h:374 VARIABLE add10_40 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U876 SOURCE ./bf16_accl.h:374 VARIABLE mul7_41 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U854 SOURCE ./bf16_accl.h:374 VARIABLE add10_41 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U877 SOURCE ./bf16_accl.h:374 VARIABLE mul7_42 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U855 SOURCE ./bf16_accl.h:374 VARIABLE add10_42 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U856 SOURCE ./bf16_accl.h:374 VARIABLE mul7_43 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U834 SOURCE ./bf16_accl.h:374 VARIABLE add10_43 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U857 SOURCE ./bf16_accl.h:374 VARIABLE mul7_44 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U835 SOURCE ./bf16_accl.h:374 VARIABLE add10_44 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U858 SOURCE ./bf16_accl.h:374 VARIABLE mul7_45 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U836 SOURCE ./bf16_accl.h:374 VARIABLE add10_45 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U859 SOURCE ./bf16_accl.h:374 VARIABLE mul7_46 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U837 SOURCE ./bf16_accl.h:374 VARIABLE add10_46 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U860 SOURCE ./bf16_accl.h:374 VARIABLE mul7_47 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U838 SOURCE ./bf16_accl.h:374 VARIABLE add10_47 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE ./bf16_accl.h:374 VARIABLE mul7_48 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U839 SOURCE ./bf16_accl.h:374 VARIABLE add10_48 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE ./bf16_accl.h:374 VARIABLE mul7_49 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U840 SOURCE ./bf16_accl.h:374 VARIABLE add10_49 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U863 SOURCE ./bf16_accl.h:374 VARIABLE mul7_50 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U841 SOURCE ./bf16_accl.h:374 VARIABLE add10_50 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U864 SOURCE ./bf16_accl.h:374 VARIABLE mul7_51 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U842 SOURCE ./bf16_accl.h:374 VARIABLE add10_51 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U865 SOURCE ./bf16_accl.h:374 VARIABLE mul7_52 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U843 SOURCE ./bf16_accl.h:374 VARIABLE add10_52 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U866 SOURCE ./bf16_accl.h:374 VARIABLE mul7_53 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U844 SOURCE ./bf16_accl.h:374 VARIABLE add10_53 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE ./bf16_accl.h:374 VARIABLE mul7_54 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U845 SOURCE ./bf16_accl.h:374 VARIABLE add10_54 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE ./bf16_accl.h:374 VARIABLE mul7_55 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U846 SOURCE ./bf16_accl.h:374 VARIABLE add10_55 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE ./bf16_accl.h:374 VARIABLE mul7_56 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U847 SOURCE ./bf16_accl.h:374 VARIABLE add10_56 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE ./bf16_accl.h:374 VARIABLE mul7_57 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U848 SOURCE ./bf16_accl.h:374 VARIABLE add10_57 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE ./bf16_accl.h:374 VARIABLE mul7_58 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U849 SOURCE ./bf16_accl.h:374 VARIABLE add10_58 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE ./bf16_accl.h:374 VARIABLE mul7_59 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U850 SOURCE ./bf16_accl.h:374 VARIABLE add10_59 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE ./bf16_accl.h:374 VARIABLE mul7_60 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U851 SOURCE ./bf16_accl.h:374 VARIABLE add10_60 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE ./bf16_accl.h:374 VARIABLE mul7_61 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U852 SOURCE ./bf16_accl.h:374 VARIABLE add10_61 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE ./bf16_accl.h:374 VARIABLE mul7_62 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U853 SOURCE ./bf16_accl.h:374 VARIABLE add10_62 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 110 BRAM 0 URAM 0}} square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1006 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1007 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1008 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1009 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1010 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1011 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1012 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1013 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1014 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1015 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1016 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1017 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1018 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1019 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1020 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1021 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1022 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1023 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1024 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1025 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1026 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1027 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1028 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1029 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1030 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1031 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1032 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1033 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1034 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1035 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1036 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1037 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1038 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1039 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1040 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1041 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1042 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1043 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1044 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1045 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1046 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1047 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1048 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1049 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1050 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1051 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1052 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1053 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1054 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1055 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1056 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1057 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1058 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1059 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1060 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1061 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1062 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1063 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1064 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1065 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1066 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1067 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1068 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1069 SOURCE ./bf16_accl.h:380 VARIABLE y_sum_sq_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 110 BRAM 0 URAM 0}} float_rms_norm3_Pipeline_normalize_blocks_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln570_fu_3120_p2 SOURCE activation_accelerator.cpp:570 VARIABLE add_ln570 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1134 SOURCE activation_accelerator.cpp:576 VARIABLE y LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1135 SOURCE activation_accelerator.cpp:576 VARIABLE y_64 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1136 SOURCE activation_accelerator.cpp:576 VARIABLE y_65 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1137 SOURCE activation_accelerator.cpp:576 VARIABLE y_66 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1138 SOURCE activation_accelerator.cpp:576 VARIABLE y_67 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1139 SOURCE activation_accelerator.cpp:576 VARIABLE y_68 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1140 SOURCE activation_accelerator.cpp:576 VARIABLE y_69 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1141 SOURCE activation_accelerator.cpp:576 VARIABLE y_70 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1142 SOURCE activation_accelerator.cpp:576 VARIABLE y_71 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1143 SOURCE activation_accelerator.cpp:576 VARIABLE y_72 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1144 SOURCE activation_accelerator.cpp:576 VARIABLE y_73 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1145 SOURCE activation_accelerator.cpp:576 VARIABLE y_74 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1146 SOURCE activation_accelerator.cpp:576 VARIABLE y_75 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1147 SOURCE activation_accelerator.cpp:576 VARIABLE y_76 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1148 SOURCE activation_accelerator.cpp:576 VARIABLE y_77 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1149 SOURCE activation_accelerator.cpp:576 VARIABLE y_78 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1150 SOURCE activation_accelerator.cpp:576 VARIABLE y_79 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1151 SOURCE activation_accelerator.cpp:576 VARIABLE y_80 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1152 SOURCE activation_accelerator.cpp:576 VARIABLE y_81 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1153 SOURCE activation_accelerator.cpp:576 VARIABLE y_82 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1154 SOURCE activation_accelerator.cpp:576 VARIABLE y_83 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1155 SOURCE activation_accelerator.cpp:576 VARIABLE y_84 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1156 SOURCE activation_accelerator.cpp:576 VARIABLE y_85 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1157 SOURCE activation_accelerator.cpp:576 VARIABLE y_86 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1158 SOURCE activation_accelerator.cpp:576 VARIABLE y_87 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1159 SOURCE activation_accelerator.cpp:576 VARIABLE y_88 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1160 SOURCE activation_accelerator.cpp:576 VARIABLE y_89 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1161 SOURCE activation_accelerator.cpp:576 VARIABLE y_90 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1162 SOURCE activation_accelerator.cpp:576 VARIABLE y_91 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1163 SOURCE activation_accelerator.cpp:576 VARIABLE y_92 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1164 SOURCE activation_accelerator.cpp:576 VARIABLE y_93 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1165 SOURCE activation_accelerator.cpp:576 VARIABLE y_94 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1166 SOURCE activation_accelerator.cpp:576 VARIABLE y_95 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1167 SOURCE activation_accelerator.cpp:576 VARIABLE y_96 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1168 SOURCE activation_accelerator.cpp:576 VARIABLE y_97 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1169 SOURCE activation_accelerator.cpp:576 VARIABLE y_98 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1170 SOURCE activation_accelerator.cpp:576 VARIABLE y_99 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1171 SOURCE activation_accelerator.cpp:576 VARIABLE y_100 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1172 SOURCE activation_accelerator.cpp:576 VARIABLE y_101 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1173 SOURCE activation_accelerator.cpp:576 VARIABLE y_102 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1174 SOURCE activation_accelerator.cpp:576 VARIABLE y_103 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1175 SOURCE activation_accelerator.cpp:576 VARIABLE y_104 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1176 SOURCE activation_accelerator.cpp:576 VARIABLE y_105 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1177 SOURCE activation_accelerator.cpp:576 VARIABLE y_106 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1178 SOURCE activation_accelerator.cpp:576 VARIABLE y_107 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1179 SOURCE activation_accelerator.cpp:576 VARIABLE y_108 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1180 SOURCE activation_accelerator.cpp:576 VARIABLE y_109 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1181 SOURCE activation_accelerator.cpp:576 VARIABLE y_110 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1182 SOURCE activation_accelerator.cpp:576 VARIABLE y_111 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1183 SOURCE activation_accelerator.cpp:576 VARIABLE y_112 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1184 SOURCE activation_accelerator.cpp:576 VARIABLE y_113 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1185 SOURCE activation_accelerator.cpp:576 VARIABLE y_114 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1186 SOURCE activation_accelerator.cpp:576 VARIABLE y_115 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1187 SOURCE activation_accelerator.cpp:576 VARIABLE y_116 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1188 SOURCE activation_accelerator.cpp:576 VARIABLE y_117 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1189 SOURCE activation_accelerator.cpp:576 VARIABLE y_118 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1190 SOURCE activation_accelerator.cpp:576 VARIABLE y_119 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1191 SOURCE activation_accelerator.cpp:576 VARIABLE y_120 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1192 SOURCE activation_accelerator.cpp:576 VARIABLE y_121 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1193 SOURCE activation_accelerator.cpp:576 VARIABLE y_122 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1194 SOURCE activation_accelerator.cpp:576 VARIABLE y_123 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1195 SOURCE activation_accelerator.cpp:576 VARIABLE y_124 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1196 SOURCE activation_accelerator.cpp:576 VARIABLE y_125 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1197 SOURCE activation_accelerator.cpp:576 VARIABLE y_126 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} float_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1390 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1454 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1391 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1455 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1392 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1456 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1393 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1457 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1394 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1458 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1395 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1459 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1396 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1460 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1397 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1461 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1398 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1462 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1399 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1463 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1400 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1464 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1401 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1465 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1402 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1466 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1403 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1467 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1404 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1468 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1405 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1469 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1406 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1470 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1407 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1471 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1408 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1472 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1409 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1473 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1410 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1474 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1411 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1475 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1412 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1476 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1413 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1477 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1414 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1478 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1415 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1479 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1416 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1480 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1417 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1481 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1418 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1482 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1419 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1483 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1420 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1484 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1421 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1485 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1422 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1486 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1423 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1487 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1424 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1488 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1425 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1489 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1426 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1490 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1427 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1491 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1428 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1492 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1429 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1493 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1430 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1494 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1431 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1495 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1432 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1496 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1433 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1497 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1434 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1498 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1435 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1499 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1436 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1500 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1437 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1501 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1438 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1502 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1439 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1503 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1440 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1504 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1441 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1505 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1442 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1506 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1443 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1507 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1444 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1508 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1445 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1509 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1446 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1510 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1447 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1511 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1448 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1512 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1449 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1513 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1450 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1514 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1451 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1515 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1452 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1516 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_0_U1453 SOURCE activation_accelerator.cpp:565 VARIABLE x_assign_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U1517 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_i63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 238 BRAM 0 URAM 0}} float_layer_norm3_Pipeline_mean_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln618_fu_2248_p2 SOURCE activation_accelerator.cpp:618 VARIABLE add_ln618 LOOP mean_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln642_fu_3888_p2 SOURCE activation_accelerator.cpp:642 VARIABLE add_ln642 LOOP normalize_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2309 SOURCE activation_accelerator.cpp:629 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2310 SOURCE activation_accelerator.cpp:629 VARIABLE div29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2311 SOURCE activation_accelerator.cpp:629 VARIABLE div29_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2312 SOURCE activation_accelerator.cpp:629 VARIABLE div29_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2313 SOURCE activation_accelerator.cpp:629 VARIABLE div29_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2314 SOURCE activation_accelerator.cpp:629 VARIABLE div29_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2317 SOURCE activation_accelerator.cpp:629 VARIABLE div29_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2316 SOURCE activation_accelerator.cpp:629 VARIABLE div29_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2317 SOURCE activation_accelerator.cpp:629 VARIABLE div29_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2318 SOURCE activation_accelerator.cpp:629 VARIABLE div29_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2319 SOURCE activation_accelerator.cpp:629 VARIABLE div29_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2320 SOURCE activation_accelerator.cpp:629 VARIABLE div29_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2321 SOURCE activation_accelerator.cpp:629 VARIABLE div29_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2322 SOURCE activation_accelerator.cpp:629 VARIABLE div29_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2323 SOURCE activation_accelerator.cpp:629 VARIABLE div29_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2324 SOURCE activation_accelerator.cpp:629 VARIABLE div29_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2325 SOURCE activation_accelerator.cpp:629 VARIABLE div29_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2326 SOURCE activation_accelerator.cpp:629 VARIABLE div29_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2327 SOURCE activation_accelerator.cpp:629 VARIABLE div29_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2328 SOURCE activation_accelerator.cpp:629 VARIABLE div29_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2329 SOURCE activation_accelerator.cpp:629 VARIABLE div29_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2330 SOURCE activation_accelerator.cpp:629 VARIABLE div29_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2331 SOURCE activation_accelerator.cpp:629 VARIABLE div29_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2332 SOURCE activation_accelerator.cpp:629 VARIABLE div29_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2333 SOURCE activation_accelerator.cpp:629 VARIABLE div29_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2334 SOURCE activation_accelerator.cpp:629 VARIABLE div29_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2335 SOURCE activation_accelerator.cpp:629 VARIABLE div29_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2336 SOURCE activation_accelerator.cpp:629 VARIABLE div29_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2337 SOURCE activation_accelerator.cpp:629 VARIABLE div29_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2338 SOURCE activation_accelerator.cpp:629 VARIABLE div29_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2339 SOURCE activation_accelerator.cpp:629 VARIABLE div29_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2340 SOURCE activation_accelerator.cpp:629 VARIABLE div29_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2341 SOURCE activation_accelerator.cpp:629 VARIABLE div29_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2342 SOURCE activation_accelerator.cpp:629 VARIABLE div29_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2343 SOURCE activation_accelerator.cpp:629 VARIABLE div29_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2344 SOURCE activation_accelerator.cpp:629 VARIABLE div29_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2345 SOURCE activation_accelerator.cpp:629 VARIABLE div29_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2346 SOURCE activation_accelerator.cpp:629 VARIABLE div29_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2347 SOURCE activation_accelerator.cpp:629 VARIABLE div29_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2348 SOURCE activation_accelerator.cpp:629 VARIABLE div29_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2349 SOURCE activation_accelerator.cpp:629 VARIABLE div29_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2350 SOURCE activation_accelerator.cpp:629 VARIABLE div29_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2351 SOURCE activation_accelerator.cpp:629 VARIABLE div29_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2352 SOURCE activation_accelerator.cpp:629 VARIABLE div29_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2353 SOURCE activation_accelerator.cpp:629 VARIABLE div29_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2354 SOURCE activation_accelerator.cpp:629 VARIABLE div29_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2355 SOURCE activation_accelerator.cpp:629 VARIABLE div29_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2356 SOURCE activation_accelerator.cpp:629 VARIABLE div29_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2357 SOURCE activation_accelerator.cpp:629 VARIABLE div29_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2358 SOURCE activation_accelerator.cpp:629 VARIABLE div29_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2359 SOURCE activation_accelerator.cpp:629 VARIABLE div29_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2360 SOURCE activation_accelerator.cpp:629 VARIABLE div29_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2361 SOURCE activation_accelerator.cpp:629 VARIABLE div29_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2362 SOURCE activation_accelerator.cpp:629 VARIABLE div29_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2363 SOURCE activation_accelerator.cpp:629 VARIABLE div29_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2364 SOURCE activation_accelerator.cpp:629 VARIABLE div29_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2365 SOURCE activation_accelerator.cpp:629 VARIABLE div29_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2366 SOURCE activation_accelerator.cpp:629 VARIABLE div29_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2367 SOURCE activation_accelerator.cpp:629 VARIABLE div29_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2368 SOURCE activation_accelerator.cpp:629 VARIABLE div29_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2369 SOURCE activation_accelerator.cpp:629 VARIABLE div29_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2370 SOURCE activation_accelerator.cpp:629 VARIABLE div29_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2371 SOURCE activation_accelerator.cpp:629 VARIABLE div29_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2372 SOURCE activation_accelerator.cpp:629 VARIABLE div29_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2245 SOURCE activation_accelerator.cpp:637 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2197 SOURCE activation_accelerator.cpp:637 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2181 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2373 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2326 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2182 SOURCE activation_accelerator.cpp:637 VARIABLE sub_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2199 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2374 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2247 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2199 SOURCE activation_accelerator.cpp:637 VARIABLE sub_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2327 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2375 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2248 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2184 SOURCE activation_accelerator.cpp:637 VARIABLE sub_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2184 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2376 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2249 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2185 SOURCE activation_accelerator.cpp:637 VARIABLE sub_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2185 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2377 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2250 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2329 SOURCE activation_accelerator.cpp:637 VARIABLE sub_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2186 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2378 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2251 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2187 SOURCE activation_accelerator.cpp:637 VARIABLE sub_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2202 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2379 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2252 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2188 SOURCE activation_accelerator.cpp:637 VARIABLE sub_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2188 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2380 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2331 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2189 SOURCE activation_accelerator.cpp:637 VARIABLE sub_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2189 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2381 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2254 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2204 SOURCE activation_accelerator.cpp:637 VARIABLE sub_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2332 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2382 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2255 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_s LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2191 SOURCE activation_accelerator.cpp:637 VARIABLE sub_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2191 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2383 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2256 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2192 SOURCE activation_accelerator.cpp:637 VARIABLE sub_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2192 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2384 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2257 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2334 SOURCE activation_accelerator.cpp:637 VARIABLE sub_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2193 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2385 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2258 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2194 SOURCE activation_accelerator.cpp:637 VARIABLE sub_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2207 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2386 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2259 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2195 SOURCE activation_accelerator.cpp:637 VARIABLE sub_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2195 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2387 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2336 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2196 SOURCE activation_accelerator.cpp:637 VARIABLE sub_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2196 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2388 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2261 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2209 SOURCE activation_accelerator.cpp:637 VARIABLE sub_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2337 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2389 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2262 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2198 SOURCE activation_accelerator.cpp:637 VARIABLE sub_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2198 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2390 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2263 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2199 SOURCE activation_accelerator.cpp:637 VARIABLE sub_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2199 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2391 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2264 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2339 SOURCE activation_accelerator.cpp:637 VARIABLE sub_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2200 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2392 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2265 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2201 SOURCE activation_accelerator.cpp:637 VARIABLE sub_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2212 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2393 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2266 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2202 SOURCE activation_accelerator.cpp:637 VARIABLE sub_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2202 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2394 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2341 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2203 SOURCE activation_accelerator.cpp:637 VARIABLE sub_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2203 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2395 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2268 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2214 SOURCE activation_accelerator.cpp:637 VARIABLE sub_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2342 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2396 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2269 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2205 SOURCE activation_accelerator.cpp:637 VARIABLE sub_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2205 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2397 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2270 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2206 SOURCE activation_accelerator.cpp:637 VARIABLE sub_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2206 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2398 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2271 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2344 SOURCE activation_accelerator.cpp:637 VARIABLE sub_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2207 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2399 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2272 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2208 SOURCE activation_accelerator.cpp:637 VARIABLE sub_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2217 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2400 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2273 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2209 SOURCE activation_accelerator.cpp:637 VARIABLE sub_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2209 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2401 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2346 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2210 SOURCE activation_accelerator.cpp:637 VARIABLE sub_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2210 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2402 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2275 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2219 SOURCE activation_accelerator.cpp:637 VARIABLE sub_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2347 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2403 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2276 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2212 SOURCE activation_accelerator.cpp:637 VARIABLE sub_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2212 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2404 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2277 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2213 SOURCE activation_accelerator.cpp:637 VARIABLE sub_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2213 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2405 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2278 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2349 SOURCE activation_accelerator.cpp:637 VARIABLE sub_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2214 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2406 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2279 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2215 SOURCE activation_accelerator.cpp:637 VARIABLE sub_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2222 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2407 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2280 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2216 SOURCE activation_accelerator.cpp:637 VARIABLE sub_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2216 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2408 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2351 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2217 SOURCE activation_accelerator.cpp:637 VARIABLE sub_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2217 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2409 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2282 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2224 SOURCE activation_accelerator.cpp:637 VARIABLE sub_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2352 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2410 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2283 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2219 SOURCE activation_accelerator.cpp:637 VARIABLE sub_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2219 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2411 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2284 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2220 SOURCE activation_accelerator.cpp:637 VARIABLE sub_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2220 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2412 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2285 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2354 SOURCE activation_accelerator.cpp:637 VARIABLE sub_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2221 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2413 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2286 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2222 SOURCE activation_accelerator.cpp:637 VARIABLE sub_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2227 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2414 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2287 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2223 SOURCE activation_accelerator.cpp:637 VARIABLE sub_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2223 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2415 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2356 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2224 SOURCE activation_accelerator.cpp:637 VARIABLE sub_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2224 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2416 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2289 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2229 SOURCE activation_accelerator.cpp:637 VARIABLE sub_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2357 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2417 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2290 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2226 SOURCE activation_accelerator.cpp:637 VARIABLE sub_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2226 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2418 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2291 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2227 SOURCE activation_accelerator.cpp:637 VARIABLE sub_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2227 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2419 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2292 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2359 SOURCE activation_accelerator.cpp:637 VARIABLE sub_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2228 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2420 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2293 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2229 SOURCE activation_accelerator.cpp:637 VARIABLE sub_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2232 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2421 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2294 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2230 SOURCE activation_accelerator.cpp:637 VARIABLE sub_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2230 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2422 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2361 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2231 SOURCE activation_accelerator.cpp:637 VARIABLE sub_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2231 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2423 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2296 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2234 SOURCE activation_accelerator.cpp:637 VARIABLE sub_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2362 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2424 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2297 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2233 SOURCE activation_accelerator.cpp:637 VARIABLE sub_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2233 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2425 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2298 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2234 SOURCE activation_accelerator.cpp:637 VARIABLE sub_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2234 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2426 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2299 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2364 SOURCE activation_accelerator.cpp:637 VARIABLE sub_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2235 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2427 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2300 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2236 SOURCE activation_accelerator.cpp:637 VARIABLE sub_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2237 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2428 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2301 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2237 SOURCE activation_accelerator.cpp:637 VARIABLE sub_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2237 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2429 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2366 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2238 SOURCE activation_accelerator.cpp:637 VARIABLE sub_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2238 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2430 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2303 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_57 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2239 SOURCE activation_accelerator.cpp:637 VARIABLE sub_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2367 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2431 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2304 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2240 SOURCE activation_accelerator.cpp:637 VARIABLE sub_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2240 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2432 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2305 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_59 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2241 SOURCE activation_accelerator.cpp:637 VARIABLE sub_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2241 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2433 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2306 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_60 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2369 SOURCE activation_accelerator.cpp:637 VARIABLE sub_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2242 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2434 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2307 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_61 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2243 SOURCE activation_accelerator.cpp:637 VARIABLE sub_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2243 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2435 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2308 SOURCE activation_accelerator.cpp:637 VARIABLE mul46_62 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2244 SOURCE activation_accelerator.cpp:637 VARIABLE sub_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2244 SOURCE activation_accelerator.cpp:637 VARIABLE x_assign_124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U2436 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE y_sum_sq_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 430 BRAM 0 URAM 0}} row_max_hls_64_768_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln860_fu_2034_p2 SOURCE activation_accelerator.cpp:860 VARIABLE add_ln860 LOOP step_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} f32_expf {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2653 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE r LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} row_exp_bucket_sum_64_768_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln890_fu_3366_p2 SOURCE activation_accelerator.cpp:890 VARIABLE add_ln890 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2655 SOURCE activation_accelerator.cpp:898 VARIABLE sub LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2656 SOURCE activation_accelerator.cpp:898 VARIABLE sub_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2657 SOURCE activation_accelerator.cpp:898 VARIABLE sub_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2658 SOURCE activation_accelerator.cpp:898 VARIABLE sub_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2659 SOURCE activation_accelerator.cpp:898 VARIABLE sub_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2660 SOURCE activation_accelerator.cpp:898 VARIABLE sub_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2661 SOURCE activation_accelerator.cpp:898 VARIABLE sub_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2662 SOURCE activation_accelerator.cpp:898 VARIABLE sub_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2663 SOURCE activation_accelerator.cpp:898 VARIABLE sub_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2664 SOURCE activation_accelerator.cpp:898 VARIABLE sub_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2665 SOURCE activation_accelerator.cpp:898 VARIABLE sub_s LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2666 SOURCE activation_accelerator.cpp:898 VARIABLE sub_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2667 SOURCE activation_accelerator.cpp:898 VARIABLE sub_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2668 SOURCE activation_accelerator.cpp:898 VARIABLE sub_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2669 SOURCE activation_accelerator.cpp:898 VARIABLE sub_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2670 SOURCE activation_accelerator.cpp:898 VARIABLE sub_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2655 SOURCE activation_accelerator.cpp:898 VARIABLE sub_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2656 SOURCE activation_accelerator.cpp:898 VARIABLE sub_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2657 SOURCE activation_accelerator.cpp:898 VARIABLE sub_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2658 SOURCE activation_accelerator.cpp:898 VARIABLE sub_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2659 SOURCE activation_accelerator.cpp:898 VARIABLE sub_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2660 SOURCE activation_accelerator.cpp:898 VARIABLE sub_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2661 SOURCE activation_accelerator.cpp:898 VARIABLE sub_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2662 SOURCE activation_accelerator.cpp:898 VARIABLE sub_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2663 SOURCE activation_accelerator.cpp:898 VARIABLE sub_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2664 SOURCE activation_accelerator.cpp:898 VARIABLE sub_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2665 SOURCE activation_accelerator.cpp:898 VARIABLE sub_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2666 SOURCE activation_accelerator.cpp:898 VARIABLE sub_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2667 SOURCE activation_accelerator.cpp:898 VARIABLE sub_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2668 SOURCE activation_accelerator.cpp:898 VARIABLE sub_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2669 SOURCE activation_accelerator.cpp:898 VARIABLE sub_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2670 SOURCE activation_accelerator.cpp:898 VARIABLE sub_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2655 SOURCE activation_accelerator.cpp:898 VARIABLE sub_31 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2656 SOURCE activation_accelerator.cpp:898 VARIABLE sub_32 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2657 SOURCE activation_accelerator.cpp:898 VARIABLE sub_33 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2658 SOURCE activation_accelerator.cpp:898 VARIABLE sub_34 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2659 SOURCE activation_accelerator.cpp:898 VARIABLE sub_35 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2660 SOURCE activation_accelerator.cpp:898 VARIABLE sub_36 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2661 SOURCE activation_accelerator.cpp:898 VARIABLE sub_37 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2662 SOURCE activation_accelerator.cpp:898 VARIABLE sub_38 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2663 SOURCE activation_accelerator.cpp:898 VARIABLE sub_39 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2664 SOURCE activation_accelerator.cpp:898 VARIABLE sub_40 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2665 SOURCE activation_accelerator.cpp:898 VARIABLE sub_41 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2666 SOURCE activation_accelerator.cpp:898 VARIABLE sub_42 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2667 SOURCE activation_accelerator.cpp:898 VARIABLE sub_43 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2668 SOURCE activation_accelerator.cpp:898 VARIABLE sub_44 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2669 SOURCE activation_accelerator.cpp:898 VARIABLE sub_45 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2670 SOURCE activation_accelerator.cpp:898 VARIABLE sub_46 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2655 SOURCE activation_accelerator.cpp:898 VARIABLE sub_47 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2656 SOURCE activation_accelerator.cpp:898 VARIABLE sub_48 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2657 SOURCE activation_accelerator.cpp:898 VARIABLE sub_49 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2658 SOURCE activation_accelerator.cpp:898 VARIABLE sub_50 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2659 SOURCE activation_accelerator.cpp:898 VARIABLE sub_51 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2660 SOURCE activation_accelerator.cpp:898 VARIABLE sub_52 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2661 SOURCE activation_accelerator.cpp:898 VARIABLE sub_53 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2662 SOURCE activation_accelerator.cpp:898 VARIABLE sub_54 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2663 SOURCE activation_accelerator.cpp:898 VARIABLE sub_55 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2664 SOURCE activation_accelerator.cpp:898 VARIABLE sub_56 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2665 SOURCE activation_accelerator.cpp:898 VARIABLE sub_57 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2666 SOURCE activation_accelerator.cpp:898 VARIABLE sub_58 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2667 SOURCE activation_accelerator.cpp:898 VARIABLE sub_59 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2668 SOURCE activation_accelerator.cpp:898 VARIABLE sub_60 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2669 SOURCE activation_accelerator.cpp:898 VARIABLE sub_61 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2670 SOURCE activation_accelerator.cpp:898 VARIABLE sub_62 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 176 BRAM 0 URAM 0}} row_norm_store_hls_64_768_Pipeline_step_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln919_fu_3120_p2 SOURCE activation_accelerator.cpp:919 VARIABLE add_ln919 LOOP step_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2864 SOURCE activation_accelerator.cpp:928 VARIABLE y LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2865 SOURCE activation_accelerator.cpp:928 VARIABLE y_1 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2866 SOURCE activation_accelerator.cpp:928 VARIABLE y_2 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2867 SOURCE activation_accelerator.cpp:928 VARIABLE y_3 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2868 SOURCE activation_accelerator.cpp:928 VARIABLE y_4 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2869 SOURCE activation_accelerator.cpp:928 VARIABLE y_5 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2870 SOURCE activation_accelerator.cpp:928 VARIABLE y_6 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2871 SOURCE activation_accelerator.cpp:928 VARIABLE y_7 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2872 SOURCE activation_accelerator.cpp:928 VARIABLE y_8 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2873 SOURCE activation_accelerator.cpp:928 VARIABLE y_9 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2874 SOURCE activation_accelerator.cpp:928 VARIABLE y_10 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2875 SOURCE activation_accelerator.cpp:928 VARIABLE y_11 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2876 SOURCE activation_accelerator.cpp:928 VARIABLE y_12 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2877 SOURCE activation_accelerator.cpp:928 VARIABLE y_13 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2878 SOURCE activation_accelerator.cpp:928 VARIABLE y_14 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2879 SOURCE activation_accelerator.cpp:928 VARIABLE y_15 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2880 SOURCE activation_accelerator.cpp:928 VARIABLE y_16 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2881 SOURCE activation_accelerator.cpp:928 VARIABLE y_17 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2882 SOURCE activation_accelerator.cpp:928 VARIABLE y_18 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2883 SOURCE activation_accelerator.cpp:928 VARIABLE y_19 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2884 SOURCE activation_accelerator.cpp:928 VARIABLE y_20 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2885 SOURCE activation_accelerator.cpp:928 VARIABLE y_21 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2886 SOURCE activation_accelerator.cpp:928 VARIABLE y_22 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2887 SOURCE activation_accelerator.cpp:928 VARIABLE y_23 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2888 SOURCE activation_accelerator.cpp:928 VARIABLE y_24 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2889 SOURCE activation_accelerator.cpp:928 VARIABLE y_25 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2890 SOURCE activation_accelerator.cpp:928 VARIABLE y_26 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2891 SOURCE activation_accelerator.cpp:928 VARIABLE y_27 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2892 SOURCE activation_accelerator.cpp:928 VARIABLE y_28 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2893 SOURCE activation_accelerator.cpp:928 VARIABLE y_29 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2894 SOURCE activation_accelerator.cpp:928 VARIABLE y_30 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2895 SOURCE activation_accelerator.cpp:928 VARIABLE y_31 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2896 SOURCE activation_accelerator.cpp:928 VARIABLE y_32 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2897 SOURCE activation_accelerator.cpp:928 VARIABLE y_33 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2898 SOURCE activation_accelerator.cpp:928 VARIABLE y_34 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2899 SOURCE activation_accelerator.cpp:928 VARIABLE y_35 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2900 SOURCE activation_accelerator.cpp:928 VARIABLE y_36 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2901 SOURCE activation_accelerator.cpp:928 VARIABLE y_37 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2902 SOURCE activation_accelerator.cpp:928 VARIABLE y_38 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2903 SOURCE activation_accelerator.cpp:928 VARIABLE y_39 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2904 SOURCE activation_accelerator.cpp:928 VARIABLE y_40 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2905 SOURCE activation_accelerator.cpp:928 VARIABLE y_41 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2906 SOURCE activation_accelerator.cpp:928 VARIABLE y_42 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2907 SOURCE activation_accelerator.cpp:928 VARIABLE y_43 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2908 SOURCE activation_accelerator.cpp:928 VARIABLE y_44 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2909 SOURCE activation_accelerator.cpp:928 VARIABLE y_45 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2910 SOURCE activation_accelerator.cpp:928 VARIABLE y_46 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2911 SOURCE activation_accelerator.cpp:928 VARIABLE y_47 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2912 SOURCE activation_accelerator.cpp:928 VARIABLE y_48 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2913 SOURCE activation_accelerator.cpp:928 VARIABLE y_49 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2914 SOURCE activation_accelerator.cpp:928 VARIABLE y_50 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2915 SOURCE activation_accelerator.cpp:928 VARIABLE y_51 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2916 SOURCE activation_accelerator.cpp:928 VARIABLE y_52 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2917 SOURCE activation_accelerator.cpp:928 VARIABLE y_53 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2918 SOURCE activation_accelerator.cpp:928 VARIABLE y_54 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2919 SOURCE activation_accelerator.cpp:928 VARIABLE y_55 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2920 SOURCE activation_accelerator.cpp:928 VARIABLE y_56 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2921 SOURCE activation_accelerator.cpp:928 VARIABLE y_57 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2922 SOURCE activation_accelerator.cpp:928 VARIABLE y_58 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2923 SOURCE activation_accelerator.cpp:928 VARIABLE y_59 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2924 SOURCE activation_accelerator.cpp:928 VARIABLE y_60 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2925 SOURCE activation_accelerator.cpp:928 VARIABLE y_61 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2926 SOURCE activation_accelerator.cpp:928 VARIABLE y_62 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U2927 SOURCE activation_accelerator.cpp:928 VARIABLE y_63 LOOP step_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 192 BRAM 0 URAM 0}} row_norm_store_hls_64_768_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3120 SOURCE {} VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3121 SOURCE {} VARIABLE div_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3122 SOURCE {} VARIABLE div_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3123 SOURCE {} VARIABLE div_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3124 SOURCE {} VARIABLE div_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3125 SOURCE {} VARIABLE div_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3126 SOURCE {} VARIABLE div_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3127 SOURCE {} VARIABLE div_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3128 SOURCE {} VARIABLE div_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3129 SOURCE {} VARIABLE div_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3130 SOURCE {} VARIABLE div_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3131 SOURCE {} VARIABLE div_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3132 SOURCE {} VARIABLE div_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3133 SOURCE {} VARIABLE div_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3134 SOURCE {} VARIABLE div_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3135 SOURCE {} VARIABLE div_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3136 SOURCE {} VARIABLE div_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3137 SOURCE {} VARIABLE div_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3138 SOURCE {} VARIABLE div_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3139 SOURCE {} VARIABLE div_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3140 SOURCE {} VARIABLE div_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3141 SOURCE {} VARIABLE div_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3142 SOURCE {} VARIABLE div_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3143 SOURCE {} VARIABLE div_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3144 SOURCE {} VARIABLE div_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3145 SOURCE {} VARIABLE div_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3146 SOURCE {} VARIABLE div_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3147 SOURCE {} VARIABLE div_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3148 SOURCE {} VARIABLE div_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3149 SOURCE {} VARIABLE div_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3150 SOURCE {} VARIABLE div_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3151 SOURCE {} VARIABLE div_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3152 SOURCE {} VARIABLE div_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3153 SOURCE {} VARIABLE div_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3154 SOURCE {} VARIABLE div_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3155 SOURCE {} VARIABLE div_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3156 SOURCE {} VARIABLE div_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3157 SOURCE {} VARIABLE div_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3158 SOURCE {} VARIABLE div_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3159 SOURCE {} VARIABLE div_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3160 SOURCE {} VARIABLE div_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3161 SOURCE {} VARIABLE div_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3162 SOURCE {} VARIABLE div_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3163 SOURCE {} VARIABLE div_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3164 SOURCE {} VARIABLE div_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3165 SOURCE {} VARIABLE div_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3166 SOURCE {} VARIABLE div_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3167 SOURCE {} VARIABLE div_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3168 SOURCE {} VARIABLE div_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3169 SOURCE {} VARIABLE div_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3170 SOURCE {} VARIABLE div_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3171 SOURCE {} VARIABLE div_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3172 SOURCE {} VARIABLE div_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3173 SOURCE {} VARIABLE div_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3174 SOURCE {} VARIABLE div_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3175 SOURCE {} VARIABLE div_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3176 SOURCE {} VARIABLE div_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3177 SOURCE {} VARIABLE div_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3178 SOURCE {} VARIABLE div_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3179 SOURCE {} VARIABLE div_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3180 SOURCE {} VARIABLE div_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3181 SOURCE {} VARIABLE div_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3182 SOURCE {} VARIABLE div_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U3183 SOURCE {} VARIABLE div_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 192 BRAM 0 URAM 0}} float_safe_softmax3_64_768_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_1_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_2_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_3_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_4_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_5_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_6_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_7_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_8_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_9_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_10_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_11_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_12_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_13_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_14_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_15_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_16_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_17_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_18_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_19_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_20_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_21_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_22_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_23_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_24_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_25_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_26_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_27_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_28_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_29_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_30_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_31_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_32_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_33_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_34_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_35_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_36_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_37_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_38_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_39_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_40_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_41_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_42_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_43_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_44_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_45_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_46_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_47_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_48_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_49_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_50_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_51_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_52_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_53_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_54_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_55_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_56_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_57_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_58_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_59_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_60_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_61_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_62_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_buf_63_U SOURCE activation_accelerator.cpp:941 VARIABLE exp_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 368 BRAM 128 URAM 0}} activation_accelerator_Pipeline_stage_0_load0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1039_fu_104_p2 SOURCE activation_accelerator.cpp:1039 VARIABLE add_ln1039 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_0_load1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1043_fu_104_p2 SOURCE activation_accelerator.cpp:1043 VARIABLE add_ln1043 LOOP stage_0_load1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_U SOURCE activation_accelerator.cpp:1021 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_1_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_2_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_3_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_4_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_5_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_6_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_7_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_8_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_9_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_10_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_11_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_12_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_13_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_14_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_15_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_16_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_17_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_18_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_19_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_20_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_21_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_22_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_23_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_24_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_25_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_26_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_27_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_28_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_29_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_30_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_31_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_32_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_33_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_34_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_35_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_36_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_37_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_38_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_39_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_40_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_41_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_42_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_43_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_44_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_45_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_46_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_47_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_48_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_49_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_50_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_51_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_52_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_53_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_54_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_55_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_56_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_57_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_58_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_59_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_60_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_61_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_62_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_63_U SOURCE activation_accelerator.cpp:1021 VARIABLE x_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_U SOURCE activation_accelerator.cpp:1021 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_1_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_2_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_3_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_4_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_5_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_6_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_7_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_8_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_9_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_10_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_11_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_12_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_13_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_14_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_15_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_16_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_17_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_18_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_19_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_20_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_21_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_22_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_23_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_24_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_25_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_26_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_27_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_28_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_29_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_30_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_31_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_32_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_33_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_34_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_35_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_36_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_37_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_38_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_39_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_40_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_41_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_42_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_43_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_44_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_45_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_46_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_47_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_48_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_49_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_50_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_51_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_52_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_53_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_54_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_55_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_56_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_57_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_58_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_59_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_60_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_61_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_62_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_63_U SOURCE activation_accelerator.cpp:1021 VARIABLE y_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf0_U SOURCE {} VARIABLE buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf1_U SOURCE {} VARIABLE buf1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 1393 BRAM 540 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 23.3 seconds. CPU system time: 0.13 seconds. Elapsed time: 23.53 seconds; current allocated memory: 2.944 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.68 MHz
Command       autosyn done; 7967.2 sec.
Command     csynth_design done; 8538.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8510.82 seconds. CPU system time: 19.77 seconds. Elapsed time: 8538.33 seconds; current allocated memory: 2.208 GB.
Execute     cleanup_all 
Command     cleanup_all done; 1.49 sec.
