{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700279087266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700279087266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 12:44:47 2023 " "Processing started: Sat Nov 18 12:44:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700279087266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700279087266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700279087266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700279087715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700279087715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700279097366 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu " "Found entity 2: cpu" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700279097366 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom " "Found entity 3: rom" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700279097366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700279097366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700279097395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(44) " "Verilog HDL assignment warning at top.sv(44): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700279097409 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700279097417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(95) " "Verilog HDL assignment warning at top.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700279097417 "|top|cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(141) " "Verilog HDL assignment warning at top.sv(141): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700279097417 "|top|cpu:cpu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "top.sv(137) " "Verilog HDL Case Statement warning at top.sv(137): case item expression covers a value already covered by a previous case item" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 137 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700279097417 "|top|cpu:cpu"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_CASE_WITH_OVERLAP" "top.sv(97) " "SystemVerilog warning at top.sv(97): unique case statement has overlapping case items" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 97 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "Analysis & Synthesis" 0 -1 1700279097417 "|top|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "top.sv" "rom" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700279097434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_segment\[0\] VCC " "Pin \"pin_segment\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700279097867 "|top|pin_segment[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700279097867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700279097928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700279098367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700279098556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700279098556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_switch\[3\] " "No output dependent on input pin \"pin_switch\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700279098615 "|top|pin_switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_switch\[2\] " "No output dependent on input pin \"pin_switch\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700279098615 "|top|pin_switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_switch\[1\] " "No output dependent on input pin \"pin_switch\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700279098615 "|top|pin_switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_switch\[0\] " "No output dependent on input pin \"pin_switch\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/ariel/fpga/CPU/cpubook-code/chapter12/main/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700279098615 "|top|pin_switch[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700279098615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700279098615 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700279098615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700279098615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700279098615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700279098652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 12:44:58 2023 " "Processing ended: Sat Nov 18 12:44:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700279098652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700279098652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700279098652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700279098652 ""}
