# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga_proj {C:/fpga_proj/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:17 on Jul 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga_proj" C:/fpga_proj/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:56:17 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga_proj {C:/fpga_proj/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:17 on Jul 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga_proj" C:/fpga_proj/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 13:56:17 on Jul 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.divider
# vsim -gui -l msim_transcript work.divider 
# Start time: 13:56:39 on Jul 02,2017
# Loading work.divider
# Load canceled
# Load canceled
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /divider/clk_in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# divider
wave create -pattern none -portmode output -language vlog /divider/clk_out
# divider
vsim work.top
# End time: 14:06:32 on Jul 02,2017, Elapsed time: 0:09:53
# Errors: 2, Warnings: 0
# vsim work.top 
# Start time: 14:06:32 on Jul 02,2017
# Loading work.top
# Loading work.divider
# End time: 14:07:25 on Jul 02,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
