// Seed: 3642905905
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_23 (
      .id_0 (1),
      .id_1 (),
      .id_2 (1 == id_15),
      .id_3 (id_7 - id_6),
      .id_4 (id_20),
      .id_5 (id_6),
      .id_6 (id_12),
      .id_7 (1),
      .id_8 (~1),
      .id_9 (1),
      .id_10(1 * id_4),
      .id_11(1)
  );
  assign id_14 = 1 - id_20;
  always @({1, id_18, id_8, 1, id_17++});
  integer id_24;
  initial begin : id_25
    id_17 = 1;
  end
  wire id_26;
endmodule
module module_1 #(
    parameter id_4 = 32'd17,
    parameter id_5 = 32'd23
);
  wire id_2;
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  tri1 id_3;
  defparam id_4.id_5 = id_4;
  assign id_3 = 1;
  supply1 id_6 = 1'b0;
  assign id_6 = 1;
endmodule
