// Seed: 1682058835
module module_0;
  bit id_1;
  always id_1 <= id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 = -1;
  wire id_8, id_9;
  or primCall (id_1, id_10, id_2, id_3, id_8, id_9);
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    id_10,
    output supply1 id_2,
    id_11,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8
);
  wand id_12;
  assign id_6 = -1;
  wire id_13, id_14, id_15, id_16;
  assign id_12 = -1;
  id_17(
      1
  );
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
