# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dvb_s2x_256apsk_hard_decision_improved.srcs/sources_1/new/Musig_uplink_tx_module_signaling_srrc_parallel.vhd" \
"../../../../dvb_s2x_256apsk_hard_decision_improved.srcs/sim_1/new/tb_srrc_filter.vhd" \

# Do not sort compile order
nosort
