// Populate the sidebar
//
// This is a script, and not included directly in the page, to control the total size of the book.
// The TOC contains an entry for each page, so if each page includes a copy of the TOC,
// the total size of the page becomes O(n**2).
class MDBookSidebarScrollbox extends HTMLElement {
    constructor() {
        super();
    }
    connectedCallback() {
        this.innerHTML = '<ol class="chapter"><li class="chapter-item "><a href="index.html"><strong aria-hidden="true">1.</strong> Project Combine</a></li><li class="chapter-item affix "><li class="part-title">SiliconBlue FPGAs</li><li class="chapter-item "><a href="siliconblue/index.html"><strong aria-hidden="true">2.</strong> iCE65 and iCE40</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="siliconblue/geometry.html"><strong aria-hidden="true">2.1.</strong> Device geometry</a></li><li class="chapter-item "><div><strong aria-hidden="true">2.2.</strong> General interconnect</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.3.</strong> Logic block</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.4.</strong> Input / Output</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.5.</strong> Block RAM</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.6.</strong> DSP</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.7.</strong> SPRAM</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.8.</strong> Clock interconnect</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.9.</strong> Phase-Locked Loop</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.10.</strong> SPI and I2C controllers</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.11.</strong> Internal oscillators</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.12.</strong> Led drivers</div></li><li class="chapter-item "><div><strong aria-hidden="true">2.13.</strong> Bitstream format</div></li><li class="chapter-item "><a href="siliconblue/ice65l04.html"><strong aria-hidden="true">2.14.</strong> iCE65L04</a></li><li class="chapter-item "><a href="siliconblue/ice65p04.html"><strong aria-hidden="true">2.15.</strong> iCE65P04</a></li><li class="chapter-item "><a href="siliconblue/ice65l08.html"><strong aria-hidden="true">2.16.</strong> iCE65L08</a></li><li class="chapter-item "><a href="siliconblue/ice65l01.html"><strong aria-hidden="true">2.17.</strong> iCE65L01</a></li><li class="chapter-item "><a href="siliconblue/ice40p01.html"><strong aria-hidden="true">2.18.</strong> iCE40LP1K</a></li><li class="chapter-item "><a href="siliconblue/ice40p03.html"><strong aria-hidden="true">2.19.</strong> iCE40LP384</a></li><li class="chapter-item "><a href="siliconblue/ice40p08.html"><strong aria-hidden="true">2.20.</strong> iCE40LP8K</a></li><li class="chapter-item "><a href="siliconblue/ice40r04.html"><strong aria-hidden="true">2.21.</strong> iCE40LM4K</a></li><li class="chapter-item "><a href="siliconblue/ice40t04.html"><strong aria-hidden="true">2.22.</strong> iCE5LP4K</a></li><li class="chapter-item "><a href="siliconblue/ice40t05.html"><strong aria-hidden="true">2.23.</strong> iCE40UP5K</a></li><li class="chapter-item "><a href="siliconblue/ice40t01.html"><strong aria-hidden="true">2.24.</strong> iCE40UL1K</a></li></ol></li><li class="chapter-item "><li class="part-title">Xilinx FPGAs</li><li class="chapter-item "><a href="xc2000/index.html"><strong aria-hidden="true">3.</strong> XC2000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">3.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="xc2000/clb.html"><strong aria-hidden="true">3.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc2000/bidi.html"><strong aria-hidden="true">3.3.</strong> Bidirectional buffers</a></li></ol></li><li class="chapter-item "><a href="xc3000/index.html"><strong aria-hidden="true">4.</strong> XC3000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">4.1.</strong> Device geometry</div></li><li class="chapter-item "><div><strong aria-hidden="true">4.2.</strong> XC3000 tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc3000/xc3000/clb.html"><strong aria-hidden="true">4.2.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc3000/xc3000/splitter.html"><strong aria-hidden="true">4.2.2.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">4.3.</strong> XC3000A tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc3000/xc3000a/clb.html"><strong aria-hidden="true">4.3.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc3000/xc3000a/splitter.html"><strong aria-hidden="true">4.3.2.</strong> Long line splitters</a></li></ol></li></ol></li><li class="chapter-item "><a href="xc4000/index.html"><strong aria-hidden="true">5.</strong> XC4000</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">5.1.</strong> Device geometry</div></li><li class="chapter-item "><div><strong aria-hidden="true">5.2.</strong> XC4000 tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000/clb.html"><strong aria-hidden="true">5.2.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000/io.html"><strong aria-hidden="true">5.2.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000/corner.html"><strong aria-hidden="true">5.2.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000/splitter.html"><strong aria-hidden="true">5.2.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.3.</strong> XC4000A tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000a/clb.html"><strong aria-hidden="true">5.3.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000a/io.html"><strong aria-hidden="true">5.3.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000a/corner.html"><strong aria-hidden="true">5.3.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000a/splitter.html"><strong aria-hidden="true">5.3.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.4.</strong> XC4000H tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000h/clb.html"><strong aria-hidden="true">5.4.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000h/io.html"><strong aria-hidden="true">5.4.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000h/corner.html"><strong aria-hidden="true">5.4.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000h/splitter.html"><strong aria-hidden="true">5.4.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.5.</strong> XC4000E tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000e/clb.html"><strong aria-hidden="true">5.5.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000e/io.html"><strong aria-hidden="true">5.5.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000e/corner.html"><strong aria-hidden="true">5.5.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000e/splitter.html"><strong aria-hidden="true">5.5.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.6.</strong> XC4000EX/XL tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000ex/clb.html"><strong aria-hidden="true">5.6.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/io.html"><strong aria-hidden="true">5.6.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/corner.html"><strong aria-hidden="true">5.6.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000ex/splitter.html"><strong aria-hidden="true">5.6.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.7.</strong> XC4000XLA tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000xla/clb.html"><strong aria-hidden="true">5.7.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/io.html"><strong aria-hidden="true">5.7.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/corner.html"><strong aria-hidden="true">5.7.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000xla/splitter.html"><strong aria-hidden="true">5.7.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.8.</strong> XC4000XV tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/xc4000xv/clb.html"><strong aria-hidden="true">5.8.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/io.html"><strong aria-hidden="true">5.8.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/corner.html"><strong aria-hidden="true">5.8.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/xc4000xv/splitter.html"><strong aria-hidden="true">5.8.4.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">5.9.</strong> Spartan XL tiles</div><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc4000/spartanxl/clb.html"><strong aria-hidden="true">5.9.1.</strong> Logic block</a></li><li class="chapter-item "><a href="xc4000/spartanxl/io.html"><strong aria-hidden="true">5.9.2.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc4000/spartanxl/corner.html"><strong aria-hidden="true">5.9.3.</strong> Corners</a></li><li class="chapter-item "><a href="xc4000/spartanxl/splitter.html"><strong aria-hidden="true">5.9.4.</strong> Long line splitters</a></li></ol></li></ol></li><li class="chapter-item "><a href="xc5200/index.html"><strong aria-hidden="true">6.</strong> XC5200</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">6.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="xc5200/clb.html"><strong aria-hidden="true">6.2.</strong> Logic block</a></li><li class="chapter-item "><a href="xc5200/io.html"><strong aria-hidden="true">6.3.</strong> Input / Output</a></li><li class="chapter-item "><a href="xc5200/corner.html"><strong aria-hidden="true">6.4.</strong> Corners</a></li><li class="chapter-item "><a href="xc5200/splitter.html"><strong aria-hidden="true">6.5.</strong> Long line splitters</a></li></ol></li><li class="chapter-item "><a href="virtex/index.html"><strong aria-hidden="true">7.</strong> Virtex</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">7.1.</strong> Device geometry</div></li><li class="chapter-item "><div><strong aria-hidden="true">7.2.</strong> General interconnect</div></li><li class="chapter-item "><a href="virtex/clb.html"><strong aria-hidden="true">7.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex/bram.html"><strong aria-hidden="true">7.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex/clock.html"><strong aria-hidden="true">7.5.</strong> Clock interconnect</a></li><li class="chapter-item "><a href="virtex/io/index.html"><strong aria-hidden="true">7.6.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex/io/ioi.html"><strong aria-hidden="true">7.6.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="virtex/io/iob-v.html"><strong aria-hidden="true">7.6.2.</strong> I/O Buffers (Virtex)</a></li><li class="chapter-item "><a href="virtex/io/iob-ve.html"><strong aria-hidden="true">7.6.3.</strong> I/O Buffers (Virtex E)</a></li></ol></li><li class="chapter-item "><a href="virtex/dll.html"><strong aria-hidden="true">7.7.</strong> Delay-locked loop</a></li><li class="chapter-item "><a href="virtex/pcilogic.html"><strong aria-hidden="true">7.8.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="virtex/corners/index.html"><strong aria-hidden="true">7.9.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex/corners/sw.html"><strong aria-hidden="true">7.9.1.</strong> South-west</a></li><li class="chapter-item "><a href="virtex/corners/nw.html"><strong aria-hidden="true">7.9.2.</strong> North-west</a></li><li class="chapter-item "><a href="virtex/corners/se.html"><strong aria-hidden="true">7.9.3.</strong> South-east</a></li><li class="chapter-item "><a href="virtex/corners/ne.html"><strong aria-hidden="true">7.9.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="virtex/config.html"><strong aria-hidden="true">7.10.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex2/index.html"><strong aria-hidden="true">8.</strong> Virtex 2</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/geometry.html"><strong aria-hidden="true">8.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex2/interconnect/index.html"><strong aria-hidden="true">8.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/interconnect/tiles-int.html"><strong aria-hidden="true">8.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-term.html"><strong aria-hidden="true">8.2.2.</strong> Terminator tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-ppc.html"><strong aria-hidden="true">8.2.3.</strong> PowerPC hole tiles</a></li><li class="chapter-item "><a href="virtex2/interconnect/tiles-intf.html"><strong aria-hidden="true">8.2.4.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="virtex2/clb.html"><strong aria-hidden="true">8.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex2/bram.html"><strong aria-hidden="true">8.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex2/clock/index.html"><strong aria-hidden="true">8.5.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/clock/bufg.html"><strong aria-hidden="true">8.5.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex2/clock/hrow.html"><strong aria-hidden="true">8.5.2.</strong> Clock row distribution</a></li><li class="chapter-item "><a href="virtex2/clock/hclk.html"><strong aria-hidden="true">8.5.3.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex2/clock/dcmconn.html"><strong aria-hidden="true">8.5.4.</strong> DCM connections</a></li></ol></li><li class="chapter-item "><a href="virtex2/io/index.html"><strong aria-hidden="true">8.6.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/io/ioi.html"><strong aria-hidden="true">8.6.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="virtex2/io/iob-v2.html"><strong aria-hidden="true">8.6.2.</strong> I/O Buffers (Virtex 2)</a></li><li class="chapter-item "><a href="virtex2/io/iob-v2p.html"><strong aria-hidden="true">8.6.3.</strong> I/O Buffers (Virtex 2 Pro)</a></li></ol></li><li class="chapter-item "><a href="virtex2/dcm.html"><strong aria-hidden="true">8.7.</strong> Digital Clock Managers</a></li><li class="chapter-item "><a href="virtex2/ppc.html"><strong aria-hidden="true">8.8.</strong> PowerPC 405</a></li><li class="chapter-item "><a href="virtex2/gt.html"><strong aria-hidden="true">8.9.</strong> Multi-gigabit transceivers (Virtex 2 Pro)</a></li><li class="chapter-item "><a href="virtex2/gt10.html"><strong aria-hidden="true">8.10.</strong> Multi-gigabit transceivers (Virtex 2 Pro X)</a></li><li class="chapter-item "><a href="virtex2/pcilogic.html"><strong aria-hidden="true">8.11.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="virtex2/corners/index.html"><strong aria-hidden="true">8.12.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex2/corners/sw.html"><strong aria-hidden="true">8.12.1.</strong> South-west</a></li><li class="chapter-item "><a href="virtex2/corners/nw.html"><strong aria-hidden="true">8.12.2.</strong> North-west</a></li><li class="chapter-item "><a href="virtex2/corners/se.html"><strong aria-hidden="true">8.12.3.</strong> South-east</a></li><li class="chapter-item "><a href="virtex2/corners/ne.html"><strong aria-hidden="true">8.12.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="virtex2/bitstream.html"><strong aria-hidden="true">8.13.</strong> Bitstream format</a></li><li class="chapter-item "><a href="virtex2/config.html"><strong aria-hidden="true">8.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="spartan3/index.html"><strong aria-hidden="true">9.</strong> Spartan 3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/geometry.html"><strong aria-hidden="true">9.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="spartan3/interconnect/index.html"><strong aria-hidden="true">9.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/interconnect/tiles-int.html"><strong aria-hidden="true">9.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-llh.html"><strong aria-hidden="true">9.2.2.</strong> Horizontal long line splitter tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-llv.html"><strong aria-hidden="true">9.2.3.</strong> Vertical long line splitter tiles</a></li><li class="chapter-item "><a href="spartan3/interconnect/tiles-intf.html"><strong aria-hidden="true">9.2.4.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="spartan3/clb.html"><strong aria-hidden="true">9.3.</strong> Logic block</a></li><li class="chapter-item "><a href="spartan3/bram.html"><strong aria-hidden="true">9.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="spartan3/dsp.html"><strong aria-hidden="true">9.5.</strong> DSP</a></li><li class="chapter-item "><a href="spartan3/clock/index.html"><strong aria-hidden="true">9.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/clock/bufg.html"><strong aria-hidden="true">9.6.1.</strong> Primary global buffers</a></li><li class="chapter-item "><a href="spartan3/clock/bufg-side.html"><strong aria-hidden="true">9.6.2.</strong> Side global buffers</a></li><li class="chapter-item "><a href="spartan3/clock/region.html"><strong aria-hidden="true">9.6.3.</strong> Clock quadrant distribution</a></li><li class="chapter-item "><a href="spartan3/clock/hclk.html"><strong aria-hidden="true">9.6.4.</strong> Clock column buffers</a></li></ol></li><li class="chapter-item "><a href="spartan3/io/index.html"><strong aria-hidden="true">9.7.</strong> Input / Output</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/io/ioi.html"><strong aria-hidden="true">9.7.1.</strong> I/O Interface</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3.html"><strong aria-hidden="true">9.7.2.</strong> I/O Buffers (Spartan 3)</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3e.html"><strong aria-hidden="true">9.7.3.</strong> I/O Buffers (Spartan 3E)</a></li><li class="chapter-item "><a href="spartan3/io/iob-s3a.html"><strong aria-hidden="true">9.7.4.</strong> I/O Buffers (Spartan 3A)</a></li></ol></li><li class="chapter-item "><a href="spartan3/dcm-s3.html"><strong aria-hidden="true">9.8.</strong> Digital Clock Managers (Spartan 3)</a></li><li class="chapter-item "><a href="spartan3/dcm-s3e.html"><strong aria-hidden="true">9.9.</strong> Digital Clock Managers (Spartan 3E, 3A)</a></li><li class="chapter-item "><a href="spartan3/pcilogicse.html"><strong aria-hidden="true">9.10.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="spartan3/corners/index.html"><strong aria-hidden="true">9.11.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan3/corners/sw.html"><strong aria-hidden="true">9.11.1.</strong> South-west</a></li><li class="chapter-item "><a href="spartan3/corners/nw.html"><strong aria-hidden="true">9.11.2.</strong> North-west</a></li><li class="chapter-item "><a href="spartan3/corners/se.html"><strong aria-hidden="true">9.11.3.</strong> South-east</a></li><li class="chapter-item "><a href="spartan3/corners/ne.html"><strong aria-hidden="true">9.11.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="spartan3/config-s3.html"><strong aria-hidden="true">9.12.</strong> Configuration registers (Spartan 3, 3E)</a></li><li class="chapter-item "><a href="spartan3/config-s3a.html"><strong aria-hidden="true">9.13.</strong> Configuration registers (Spartan 3A)</a></li></ol></li><li class="chapter-item "><a href="fpgacore/index.html"><strong aria-hidden="true">10.</strong> FPGAcore</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/interconnect.html"><strong aria-hidden="true">10.1.</strong> General interconnect</a></li><li class="chapter-item "><a href="fpgacore/clb.html"><strong aria-hidden="true">10.2.</strong> Logic block</a></li><li class="chapter-item "><a href="fpgacore/clock/index.html"><strong aria-hidden="true">10.3.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/clock/bufg.html"><strong aria-hidden="true">10.3.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="fpgacore/clock/region.html"><strong aria-hidden="true">10.3.2.</strong> Clock quadrant distribution</a></li><li class="chapter-item "><a href="fpgacore/clock/hclk.html"><strong aria-hidden="true">10.3.3.</strong> Clock column buffers</a></li></ol></li><li class="chapter-item "><a href="fpgacore/io.html"><strong aria-hidden="true">10.4.</strong> Input / Output</a></li><li class="chapter-item "><a href="fpgacore/corners/index.html"><strong aria-hidden="true">10.5.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="fpgacore/corners/sw.html"><strong aria-hidden="true">10.5.1.</strong> South-west</a></li><li class="chapter-item "><a href="fpgacore/corners/nw.html"><strong aria-hidden="true">10.5.2.</strong> North-west</a></li><li class="chapter-item "><a href="fpgacore/corners/se.html"><strong aria-hidden="true">10.5.3.</strong> South-east</a></li><li class="chapter-item "><a href="fpgacore/corners/ne.html"><strong aria-hidden="true">10.5.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="fpgacore/config.html"><strong aria-hidden="true">10.6.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="spartan6/index.html"><strong aria-hidden="true">11.</strong> Spartan 6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><div><strong aria-hidden="true">11.1.</strong> Device geometry</div></li><li class="chapter-item "><a href="spartan6/interconnect/index.html"><strong aria-hidden="true">11.2.</strong> General interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/interconnect/tiles-int.html"><strong aria-hidden="true">11.2.1.</strong> Interconnect tiles</a></li><li class="chapter-item "><a href="spartan6/interconnect/tiles-intf.html"><strong aria-hidden="true">11.2.2.</strong> Interface tiles</a></li></ol></li><li class="chapter-item "><a href="spartan6/clb.html"><strong aria-hidden="true">11.3.</strong> Logic block</a></li><li class="chapter-item "><a href="spartan6/bram.html"><strong aria-hidden="true">11.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="spartan6/dsp.html"><strong aria-hidden="true">11.5.</strong> DSP</a></li><li class="chapter-item "><a href="spartan6/clock/index.html"><strong aria-hidden="true">11.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/clock/bufio.html"><strong aria-hidden="true">11.6.1.</strong> I/O clock buffers</a></li><li class="chapter-item "><a href="spartan6/clock/bufg.html"><strong aria-hidden="true">11.6.2.</strong> Global buffers</a></li><li class="chapter-item "><a href="spartan6/clock/hrow.html"><strong aria-hidden="true">11.6.3.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="spartan6/clock/hclk.html"><strong aria-hidden="true">11.6.4.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="spartan6/clock/spine.html"><strong aria-hidden="true">11.6.5.</strong> Clock spine buffers</a></li></ol></li><li class="chapter-item "><a href="spartan6/io.html"><strong aria-hidden="true">11.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="spartan6/pcilogicse.html"><strong aria-hidden="true">11.8.</strong> Hard PCI logic</a></li><li class="chapter-item "><a href="spartan6/mcb.html"><strong aria-hidden="true">11.9.</strong> Memory Controller Block</a></li><li class="chapter-item "><a href="spartan6/pcie.html"><strong aria-hidden="true">11.10.</strong> PCI Express</a></li><li class="chapter-item "><a href="spartan6/gtp.html"><strong aria-hidden="true">11.11.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="spartan6/dcm.html"><strong aria-hidden="true">11.12.</strong> Digital Clock Managers</a></li><li class="chapter-item "><a href="spartan6/pll.html"><strong aria-hidden="true">11.13.</strong> Phase-Locked Loops</a></li><li class="chapter-item "><a href="spartan6/corners/index.html"><strong aria-hidden="true">11.14.</strong> Corners</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="spartan6/corners/sw.html"><strong aria-hidden="true">11.14.1.</strong> South-west</a></li><li class="chapter-item "><a href="spartan6/corners/nw.html"><strong aria-hidden="true">11.14.2.</strong> North-west</a></li><li class="chapter-item "><a href="spartan6/corners/se.html"><strong aria-hidden="true">11.14.3.</strong> South-east</a></li><li class="chapter-item "><a href="spartan6/corners/ne.html"><strong aria-hidden="true">11.14.4.</strong> North-east</a></li></ol></li><li class="chapter-item "><a href="spartan6/config.html"><strong aria-hidden="true">11.15.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex4/index.html"><strong aria-hidden="true">12.</strong> Virtex 4</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex4/geometry.html"><strong aria-hidden="true">12.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex4/interconnect.html"><strong aria-hidden="true">12.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex4/clb.html"><strong aria-hidden="true">12.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex4/bram.html"><strong aria-hidden="true">12.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex4/dsp.html"><strong aria-hidden="true">12.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex4/clock/index.html"><strong aria-hidden="true">12.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex4/clock/hrow.html"><strong aria-hidden="true">12.6.1.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk.html"><strong aria-hidden="true">12.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk-io.html"><strong aria-hidden="true">12.6.3.</strong> Clock I/O and DCM buffers</a></li><li class="chapter-item "><a href="virtex4/clock/hclk-mgt.html"><strong aria-hidden="true">12.6.4.</strong> Clock MGT buffers</a></li><li class="chapter-item "><a href="virtex4/clock/spine.html"><strong aria-hidden="true">12.6.5.</strong> Clock spine multiplexers</a></li></ol></li><li class="chapter-item "><a href="virtex4/io.html"><strong aria-hidden="true">12.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex4/center.html"><strong aria-hidden="true">12.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex4/dcm.html"><strong aria-hidden="true">12.9.</strong> Digital Clock Manager</a></li><li class="chapter-item "><a href="virtex4/ccm.html"><strong aria-hidden="true">12.10.</strong> Clock Companion Module</a></li><li class="chapter-item "><a href="virtex4/sysmon.html"><strong aria-hidden="true">12.11.</strong> System monitor</a></li><li class="chapter-item "><a href="virtex4/ppc.html"><strong aria-hidden="true">12.12.</strong> PowerPC 405 and Ethernet MAC</a></li><li class="chapter-item "><a href="virtex4/gt.html"><strong aria-hidden="true">12.13.</strong> Multi-gigabit transceivers</a></li><li class="chapter-item "><a href="virtex4/config.html"><strong aria-hidden="true">12.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex5/index.html"><strong aria-hidden="true">13.</strong> Virtex 5</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex5/geometry.html"><strong aria-hidden="true">13.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex5/interconnect.html"><strong aria-hidden="true">13.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex5/clb.html"><strong aria-hidden="true">13.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex5/bram.html"><strong aria-hidden="true">13.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex5/dsp.html"><strong aria-hidden="true">13.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex5/clock/index.html"><strong aria-hidden="true">13.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex5/clock/hrow.html"><strong aria-hidden="true">13.6.1.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk.html"><strong aria-hidden="true">13.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk-io.html"><strong aria-hidden="true">13.6.3.</strong> Clock I/O and CMT buffers</a></li><li class="chapter-item "><a href="virtex5/clock/hclk-mgt.html"><strong aria-hidden="true">13.6.4.</strong> Clock MGT buffers</a></li><li class="chapter-item "><a href="virtex5/clock/spine.html"><strong aria-hidden="true">13.6.5.</strong> Clock spine multiplexers</a></li></ol></li><li class="chapter-item "><a href="virtex5/io.html"><strong aria-hidden="true">13.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex5/center.html"><strong aria-hidden="true">13.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex5/cmt.html"><strong aria-hidden="true">13.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex5/ppc.html"><strong aria-hidden="true">13.10.</strong> PowerPC 440</a></li><li class="chapter-item "><a href="virtex5/emac.html"><strong aria-hidden="true">13.11.</strong> Ethernet MAC</a></li><li class="chapter-item "><a href="virtex5/pcie.html"><strong aria-hidden="true">13.12.</strong> PCI Express</a></li><li class="chapter-item "><a href="virtex5/gtp.html"><strong aria-hidden="true">13.13.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="virtex5/gtx.html"><strong aria-hidden="true">13.14.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex5/config.html"><strong aria-hidden="true">13.15.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex6/index.html"><strong aria-hidden="true">14.</strong> Virtex 6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex6/geometry.html"><strong aria-hidden="true">14.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex6/interconnect.html"><strong aria-hidden="true">14.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex6/clb.html"><strong aria-hidden="true">14.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex6/bram.html"><strong aria-hidden="true">14.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex6/dsp.html"><strong aria-hidden="true">14.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex6/clock/index.html"><strong aria-hidden="true">14.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex6/clock/bufg.html"><strong aria-hidden="true">14.6.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex6/clock/hclk.html"><strong aria-hidden="true">14.6.2.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex6/clock/pmviob.html"><strong aria-hidden="true">14.6.3.</strong> PMVIOB</a></li></ol></li><li class="chapter-item "><a href="virtex6/io.html"><strong aria-hidden="true">14.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex6/center.html"><strong aria-hidden="true">14.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex6/cmt.html"><strong aria-hidden="true">14.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex6/emac.html"><strong aria-hidden="true">14.10.</strong> Ethernet MAC</a></li><li class="chapter-item "><a href="virtex6/pcie.html"><strong aria-hidden="true">14.11.</strong> PCI Express</a></li><li class="chapter-item "><a href="virtex6/gtx.html"><strong aria-hidden="true">14.12.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex6/gth.html"><strong aria-hidden="true">14.13.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="virtex6/config.html"><strong aria-hidden="true">14.14.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><a href="virtex7/index.html"><strong aria-hidden="true">15.</strong> Virtex 7</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex7/geometry.html"><strong aria-hidden="true">15.1.</strong> Device geometry</a></li><li class="chapter-item "><a href="virtex7/interconnect.html"><strong aria-hidden="true">15.2.</strong> General interconnect</a></li><li class="chapter-item "><a href="virtex7/clb.html"><strong aria-hidden="true">15.3.</strong> Logic block</a></li><li class="chapter-item "><a href="virtex7/bram.html"><strong aria-hidden="true">15.4.</strong> Block RAM</a></li><li class="chapter-item "><a href="virtex7/dsp.html"><strong aria-hidden="true">15.5.</strong> DSP</a></li><li class="chapter-item "><a href="virtex7/clock/index.html"><strong aria-hidden="true">15.6.</strong> Clock interconnect</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="virtex7/clock/bufg.html"><strong aria-hidden="true">15.6.1.</strong> Global buffers</a></li><li class="chapter-item "><a href="virtex7/clock/hrow.html"><strong aria-hidden="true">15.6.2.</strong> Clock row buffers</a></li><li class="chapter-item "><a href="virtex7/clock/hclk.html"><strong aria-hidden="true">15.6.3.</strong> Clock column buffers</a></li><li class="chapter-item "><a href="virtex7/clock/spine.html"><strong aria-hidden="true">15.6.4.</strong> Clock spine buffers</a></li></ol></li><li class="chapter-item "><a href="virtex7/io.html"><strong aria-hidden="true">15.7.</strong> Input / Output</a></li><li class="chapter-item "><a href="virtex7/center.html"><strong aria-hidden="true">15.8.</strong> Configuration center</a></li><li class="chapter-item "><a href="virtex7/cmt.html"><strong aria-hidden="true">15.9.</strong> Clock Management Tile</a></li><li class="chapter-item "><a href="virtex7/pcie.html"><strong aria-hidden="true">15.10.</strong> PCI Express Gen 2</a></li><li class="chapter-item "><a href="virtex7/pcie3.html"><strong aria-hidden="true">15.11.</strong> PCI Express Gen 3</a></li><li class="chapter-item "><a href="virtex7/gtp.html"><strong aria-hidden="true">15.12.</strong> GTP transceivers</a></li><li class="chapter-item "><a href="virtex7/gtx.html"><strong aria-hidden="true">15.13.</strong> GTX transceivers</a></li><li class="chapter-item "><a href="virtex7/gth.html"><strong aria-hidden="true">15.14.</strong> GTH transceivers</a></li><li class="chapter-item "><a href="virtex7/gtz.html"><strong aria-hidden="true">15.15.</strong> GTZ transceivers</a></li><li class="chapter-item "><a href="virtex7/config.html"><strong aria-hidden="true">15.16.</strong> Configuration registers</a></li></ol></li><li class="chapter-item "><div><strong aria-hidden="true">16.</strong> Ultrascale</div></li><li class="chapter-item "><div><strong aria-hidden="true">17.</strong> Ultrascale+</div></li><li class="chapter-item "><div><strong aria-hidden="true">18.</strong> Versal</div></li><li class="chapter-item affix "><li class="part-title">Xilinx CPLDs</li><li class="chapter-item "><a href="xc9500/index.html"><strong aria-hidden="true">19.</strong> XC9500</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc9500/structure.html"><strong aria-hidden="true">19.1.</strong> Device structure</a></li><li class="chapter-item "><a href="xc9500/bitstream-xc9500.html"><strong aria-hidden="true">19.2.</strong> Bitstream (XC9500)</a></li><li class="chapter-item "><a href="xc9500/bitstream-xc9500xl.html"><strong aria-hidden="true">19.3.</strong> Bitstream (XC9500XL)</a></li><li class="chapter-item "><a href="xc9500/database.html"><strong aria-hidden="true">19.4.</strong> Database</a></li><li class="chapter-item "><a href="xc9500/jtag.html"><strong aria-hidden="true">19.5.</strong> JTAG</a></li><li class="chapter-item "><a href="xc9500/devices/index.html"><strong aria-hidden="true">19.6.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xc9500/devices/xc9536.html"><strong aria-hidden="true">19.6.1.</strong> XC9536</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572.html"><strong aria-hidden="true">19.6.2.</strong> XC9572</a></li><li class="chapter-item "><a href="xc9500/devices/xc95108.html"><strong aria-hidden="true">19.6.3.</strong> XC95108</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144.html"><strong aria-hidden="true">19.6.4.</strong> XC95144</a></li><li class="chapter-item "><a href="xc9500/devices/xc95216.html"><strong aria-hidden="true">19.6.5.</strong> XC95216</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288.html"><strong aria-hidden="true">19.6.6.</strong> XC95288</a></li><li class="chapter-item "><a href="xc9500/devices/xc9536xl.html"><strong aria-hidden="true">19.6.7.</strong> XC9536XL, XA9536XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572xl.html"><strong aria-hidden="true">19.6.8.</strong> XC9572XL, XA9572XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144xl.html"><strong aria-hidden="true">19.6.9.</strong> XC95144XL, XA95144XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288xl.html"><strong aria-hidden="true">19.6.10.</strong> XC95288XL</a></li><li class="chapter-item "><a href="xc9500/devices/xc9536xv.html"><strong aria-hidden="true">19.6.11.</strong> XC9536XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc9572xv.html"><strong aria-hidden="true">19.6.12.</strong> XC9572XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc95144xv.html"><strong aria-hidden="true">19.6.13.</strong> XC95144XV</a></li><li class="chapter-item "><a href="xc9500/devices/xc95288xv.html"><strong aria-hidden="true">19.6.14.</strong> XC95288XV</a></li></ol></li></ol></li><li class="chapter-item "><a href="xpla3/index.html"><strong aria-hidden="true">20.</strong> XPLA3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xpla3/structure.html"><strong aria-hidden="true">20.1.</strong> Device structure</a></li><li class="chapter-item "><a href="xpla3/bitstream.html"><strong aria-hidden="true">20.2.</strong> Bitstream</a></li><li class="chapter-item "><a href="xpla3/database.html"><strong aria-hidden="true">20.3.</strong> Database</a></li><li class="chapter-item "><a href="xpla3/jtag.html"><strong aria-hidden="true">20.4.</strong> JTAG</a></li><li class="chapter-item "><a href="xpla3/devices/index.html"><strong aria-hidden="true">20.5.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="xpla3/devices/xcr3032xl.html"><strong aria-hidden="true">20.5.1.</strong> XCR3032XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3064xl.html"><strong aria-hidden="true">20.5.2.</strong> XCR3064XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3128xl.html"><strong aria-hidden="true">20.5.3.</strong> XCR3128XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3256xl.html"><strong aria-hidden="true">20.5.4.</strong> XCR3256XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3384xl.html"><strong aria-hidden="true">20.5.5.</strong> XCR3384XL</a></li><li class="chapter-item "><a href="xpla3/devices/xcr3512xl.html"><strong aria-hidden="true">20.5.6.</strong> XCR3512XL</a></li></ol></li></ol></li><li class="chapter-item "><a href="coolrunner2/index.html"><strong aria-hidden="true">21.</strong> Coolrunner II</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="coolrunner2/structure.html"><strong aria-hidden="true">21.1.</strong> Device structure</a></li><li class="chapter-item "><a href="coolrunner2/bitstream.html"><strong aria-hidden="true">21.2.</strong> Bitstream</a></li><li class="chapter-item "><a href="coolrunner2/database.html"><strong aria-hidden="true">21.3.</strong> Database</a></li><li class="chapter-item "><a href="coolrunner2/jtag.html"><strong aria-hidden="true">21.4.</strong> JTAG</a></li><li class="chapter-item "><a href="coolrunner2/devices/index.html"><strong aria-hidden="true">21.5.</strong> Devices</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="coolrunner2/devices/xc2c32.html"><strong aria-hidden="true">21.5.1.</strong> XC2C32</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c32a.html"><strong aria-hidden="true">21.5.2.</strong> XC2C32A, XA2C32A</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c64.html"><strong aria-hidden="true">21.5.3.</strong> XC2C64</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c64a.html"><strong aria-hidden="true">21.5.4.</strong> XC2C64A, XA2C64A</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c128.html"><strong aria-hidden="true">21.5.5.</strong> XC2C128, XA2C128</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c256.html"><strong aria-hidden="true">21.5.6.</strong> XC2C256, XA2C256</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c384.html"><strong aria-hidden="true">21.5.7.</strong> XC2C384, XA2C384</a></li><li class="chapter-item "><a href="coolrunner2/devices/xc2c512.html"><strong aria-hidden="true">21.5.8.</strong> XC2C512</a></li></ol></li></ol></li><li class="chapter-item "><li class="part-title">Programmers</li><li class="chapter-item "><a href="digilent/index.html"><strong aria-hidden="true">22.</strong> Digilent Adept</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="digilent/dmgt.html"><strong aria-hidden="true">22.1.</strong> DMGT (board management)</a></li><li class="chapter-item "><a href="digilent/djtg.html"><strong aria-hidden="true">22.2.</strong> DJTG (JTAG controller)</a></li><li class="chapter-item "><a href="digilent/dpio.html"><strong aria-hidden="true">22.3.</strong> DPIO (GPIO)</a></li><li class="chapter-item "><a href="digilent/depp.html"><strong aria-hidden="true">22.4.</strong> DEPP (EPP parallel port)</a></li><li class="chapter-item "><a href="digilent/dstm.html"><strong aria-hidden="true">22.5.</strong> DSTM (FX2 stream protocol)</a></li><li class="chapter-item "><a href="digilent/dspi.html"><strong aria-hidden="true">22.6.</strong> DSPI (SPI controller)</a></li><li class="chapter-item "><a href="digilent/dtwi.html"><strong aria-hidden="true">22.7.</strong> DTWI (I2C controller)</a></li><li class="chapter-item "><a href="digilent/daci.html"><strong aria-hidden="true">22.8.</strong> DACI (UART)</a></li><li class="chapter-item "><a href="digilent/devices.html"><strong aria-hidden="true">22.9.</strong> Device list</a></li></ol></li></ol>';
        // Set the current, active page, and reveal it if it's hidden
        let current_page = document.location.href.toString().split("#")[0].split("?")[0];
        if (current_page.endsWith("/")) {
            current_page += "index.html";
        }
        var links = Array.prototype.slice.call(this.querySelectorAll("a"));
        var l = links.length;
        for (var i = 0; i < l; ++i) {
            var link = links[i];
            var href = link.getAttribute("href");
            if (href && !href.startsWith("#") && !/^(?:[a-z+]+:)?\/\//.test(href)) {
                link.href = path_to_root + href;
            }
            // The "index" page is supposed to alias the first chapter in the book.
            if (link.href === current_page || (i === 0 && path_to_root === "" && current_page.endsWith("/index.html"))) {
                link.classList.add("active");
                var parent = link.parentElement;
                if (parent && parent.classList.contains("chapter-item")) {
                    parent.classList.add("expanded");
                }
                while (parent) {
                    if (parent.tagName === "LI" && parent.previousElementSibling) {
                        if (parent.previousElementSibling.classList.contains("chapter-item")) {
                            parent.previousElementSibling.classList.add("expanded");
                        }
                    }
                    parent = parent.parentElement;
                }
            }
        }
        // Track and set sidebar scroll position
        this.addEventListener('click', function(e) {
            if (e.target.tagName === 'A') {
                sessionStorage.setItem('sidebar-scroll', this.scrollTop);
            }
        }, { passive: true });
        var sidebarScrollTop = sessionStorage.getItem('sidebar-scroll');
        sessionStorage.removeItem('sidebar-scroll');
        if (sidebarScrollTop) {
            // preserve sidebar scroll position when navigating via links within sidebar
            this.scrollTop = sidebarScrollTop;
        } else {
            // scroll sidebar to current active section when navigating via "next/previous chapter" buttons
            var activeSection = document.querySelector('#sidebar .active');
            if (activeSection) {
                activeSection.scrollIntoView({ block: 'center' });
            }
        }
        // Toggle buttons
        var sidebarAnchorToggles = document.querySelectorAll('#sidebar a.toggle');
        function toggleSection(ev) {
            ev.currentTarget.parentElement.classList.toggle('expanded');
        }
        Array.from(sidebarAnchorToggles).forEach(function (el) {
            el.addEventListener('click', toggleSection);
        });
    }
}
window.customElements.define("mdbook-sidebar-scrollbox", MDBookSidebarScrollbox);
