// Seed: 3573667973
`timescale 1ps / 1ps
module module_0 ();
  logic id_0, id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  logic id_9;
  assign id_4 = 1;
  always @(posedge id_9 or posedge 1 > 1) id_2 = 1'b0;
endmodule
