{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1380805541525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1380805541525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 15:05:41 2013 " "Processing started: Thu Oct 03 15:05:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1380805541525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1380805541525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1380805541525 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1380805542039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542804 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542819 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542851 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542882 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ba3/archord/3_alu/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ba3/archord/3_alu/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542913 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1380805542913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1380805542913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1380805543038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380805543053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380805543131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380805543225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380805543256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "Y:/BA3/ArchOrd/3_ALU/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1380805543272 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r shift_unit.vhd(11) " "VHDL Signal Declaration warning at shift_unit.vhd(11): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/shift_unit.vhd" "" { Text "Y:/BA3/ArchOrd/3_ALU/vhdl/shift_unit.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1380805543287 "|ALU|shift_unit:shift_unit_0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1380805545225 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1380805545225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1380805545443 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1380805545443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1380805545443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1380805545443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1380805545537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 15:05:45 2013 " "Processing ended: Thu Oct 03 15:05:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1380805545537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1380805545537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1380805545537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1380805545537 ""}
