// Copied from https://git.m-labs.hk/M-labs/zynq-rs
// Commit: 0a3a777652
// File: libboard_zynq/src/uart/regs.rs
// Original authors: Astro
// Modifications made for additional register and different block addresses.

use volatile_register::{RO, RW, WO};

use libregister::{register, register_at, register_bit, register_bits, register_bits_typed};

#[allow(unused)]
#[repr(u8)]
pub enum ChannelMode {
    Normal = 0b00,
    AutomaticEcho = 0b01,
    LocalLoopback = 0b10,
    RemoteLoopback = 0b11,
}

#[allow(unused)]
#[repr(u8)]
pub enum ParityMode {
    EvenParity = 0b000,
    OddParity = 0b001,
    ForceTo0 = 0b010,
    ForceTo1 = 0b011,
    None = 0b100,
}

#[allow(unused)]
#[repr(u8)]
pub enum StopBits {
    One = 0b00,
    OneAndHalf = 0b01,
    Two = 0b10,
}

#[repr(C)]
pub struct RegisterBlock {
    pub control: Control,
    pub mode: Mode,
    pub intrpt_en: RW<u32>,
    pub intrpt_dis: RW<u32>,
    pub intrpt_mask: RO<u32>,
    pub chnl_int_sts: WO<u32>,
    pub baud_rate_gen: BaudRateGen,
    pub rcvr_timeout: RW<u32>,
    pub rcvr_fifo_trigger_level: RW<u32>,
    pub modem_ctrl: RW<u32>,
    pub modem_sts: RW<u32>,
    pub channel_sts: ChannelSts,
    pub tx_rx_fifo: TxRxFifo,
    pub baud_rate_divider: BaudRateDiv,
    pub flow_delay: RW<u32>,
    pub unused0: RO<u32>,
    pub tx_fifo_trigger_level: RW<u32>,
    pub rx_fifo_byte_status: RW<u32>,
}
register_at!(RegisterBlock, 0xFF000000, uart0);
register_at!(RegisterBlock, 0xFF010000, uart1);

register!(control, Control, RW, u32);
register_bit!(control, rxrst, 0);
register_bit!(control, txrst, 1);
register_bit!(control, rxen, 2);
register_bit!(control, rxdis, 3);
register_bit!(control, txen, 4);
register_bit!(control, txdis, 5);
register_bit!(control, rstto, 6);
register_bit!(control, sttbrk, 7);
register_bit!(control, stpbrk, 8);

register!(mode, Mode, RW, u32);
// Configure the size of FIFO access from the APB
register_bits!(mode, wsize, u8, 12, 13);
// Channel mode: Defines the mode of operation of the UART.
register_bits_typed!(mode, chmode, u8, ChannelMode, 8, 9);
// Number of stop bits
register_bits_typed!(mode, nbstop, u8, StopBits, 6, 7);
// Parity type select
register_bits_typed!(mode, par, u8, ParityMode, 3, 5);
// Character length select
register_bits!(mode, chrl, u8, 1, 2);
// Clock source select (0 = UART_REF_CLK, 1 = UART_REF_CLK / 8)
register_bit!(mode, clks, 0);

register!(baud_rate_gen, BaudRateGen, RW, u32);
register_bits!(baud_rate_gen, cd, u16, 0, 15);

register!(channel_sts, ChannelSts, RO, u32);
// Transmitter FIFO Nearly Full
register_bit!(channel_sts, tnful, 14);
// Tx FIFO fill level is greater than or equal to TTRIG?
register_bit!(channel_sts, ttrig, 13);
// Rx FIFO fill level is greater than or equal to FDEL?
register_bit!(channel_sts, flowdel, 12);
// Transmitter state machine active?
register_bit!(channel_sts, tactive, 11);
// Receiver state machine active?
register_bit!(channel_sts, ractive, 10);
// Tx FIFO is full?
register_bit!(channel_sts, txfull, 4);
// Tx FIFO is empty?
register_bit!(channel_sts, txempty, 3);
// Rx FIFO is full?
register_bit!(channel_sts, rxfull, 2);
// Rx FIFO is empty?
register_bit!(channel_sts, rxempty, 1);
// Rx FIFO fill level is greater than or equal to RTRIG?
register_bit!(channel_sts, rxovr, 0);

register!(tx_rx_fifo, TxRxFifo, RW, u32);
register_bits!(tx_rx_fifo, data, u32, 0, 31);

register!(baud_rate_div, BaudRateDiv, RW, u32);
register_bits!(baud_rate_div, bdiv, u8, 0, 7);
