  
混合通道方向基板上製作互補式金氧半電晶體與元件分析之研究(I) 
計畫編號：NSC 99 – 2221 – E006 – 214 
執行期間：99 年 8 月 1 日 至 100 年 7 月 31 日 
主持人：陳志方 國立成功大學微電子工程研究所教授 
 
一、 中文摘要與關鍵詞 
對 於 利 用 Amorphization/Templated 
Recrystallization (ATR)技術完成之混合通道
方向基板上製作之 n 型金氧半場效電晶體，
本研究藉由電荷幫浦及低頻雜訊的量測，探
討缺陷移除回火時間對於氧化層介面特性
的影響。實驗結果顯示氧化層介面特性受到
ATR 技術處理之矽晶材料品質所影響，因為
ATR 引致位於矽晶層中之缺陷，可藉由較長
的缺陷移除回火時間來進一步修復，進而得
到較佳的氧化層介面品質，此點可從電荷幫
浦及低頻雜訊的量測結果獲得驗證。實驗結
果也顯示當元件尺寸縮小時，若能進一步修
復由 ATR 引致之缺陷，元件的驅動電流將
能獲得提升，此一結果指出對於小線寬元件，
ATR 技術處理的矽晶材料品質將成為元件
效能的關鍵之一。最後，對於製作於混合通
道方向基板上之 n 型金氧半場效電晶體，低
頻雜訊結果分析顯示，低頻雜訊之物理機制，
是由載子變動理論以及載子遷移率變動理
論所同時主導。 
 
關鍵詞: 混合通道方向基板、n 型金氧半場
效電晶體、氧化層介面特性。 
 
二、英文摘要與關鍵詞 
The Si/SiO2 interface property of 
nMOSFETs fabricated on the hybrid 
orientation technology (HOT) wafers using 
amorphization/templated crystallization (ATR) 
method was evaluated by charge pumping and 
low-frequency noise measurements. The 
Si/SiO2 interface property of transistors is 
affected by the process condition used in ATR. 
A significant reduction in the charge pumping 
current and low-frequency noise is obtained 
when the defect-removal annealing time is 
longer. Such a result indicates that ATR- 
induced defects can be further repaired and the 
Si/SiO2 interface quality is improved. In 
addition, the improvement on device 
performance is more evident when the gate 
length is shorter. Finally, the behavior of 
low-frequency noise of HOT nMOSFETs was 
investigated. Results suggest that low- 
frequency noise can be described by a unified 
model, i.e. a combination of carrier-number 
fluctuations and mobility fluctuations. 
 
Keywords: Hybrid orientation technology 
(HOT), nMOSFET, Si/SiO2 interface property 
 
三、前言與研究目的 
近幾年，藉由元件尺度微縮以提升金氧
半場效電晶體(MOSFET)特性的方式，因為
遭遇微影製程技術瓶頸、昂貴花費等因素，
其他可改善元件特性的方法獲得廣泛的探
討，其中藉由將(100)及(110)矽晶圓方向製
作於同一基板上的混合通道方向技術
(Hybrid Orientation Technology, HOT)近來
備受矚目，這是由於電子與電洞分別在(100)
及(110)矽晶圓表面上擁有最高的載子遷移
率(Carrier Mobility)[1-2]，若能與應變(Strain)
作 用 及 高 介 電 常 數 閘 極 材 料 (High-k 
Dielectrics)等技術進一步結合，對莫爾定律
(Moore’s Law)的延續及元件特性的提升有
很大的助益。 
  
如進一步針對元件的 ID-VG 特性進行
量測，圖四為 10 m/0.15 m 的 n 型金氧半
場效電晶體，其不同缺陷移除回火條件的
ID-VG 特性曲線圖，可以觀察到，不論在線
性區或是飽和區，不同的缺陷移除回火時間
對元件的次臨界擺幅及汲極引致能障下降
(DIBL)的值並不會造成太大的影響，然而在
歷經較長缺陷移除回火時間的元件上，可以
觀察到臨界電壓下降的趨勢，這暗示元件有
較好的氧化層介面特性，即有較低的介面缺
陷(Interface Trap, Nit)。 
 
 
 
 
 
 
 
 
 
 
圖二: 10 m/1 m 的 n 型金氧半場效電晶體，其不同
缺陷移除回火條件的 ID-VD特性曲線圖。 
 
 
 
 
 
 
 
 
 
 
 
圖三: 10 m/0.15 m 的 n 型金氧半場效電晶體，其
不同缺陷移除回火條件的 ID-VD 特性曲線圖。 
為了進一步評估缺陷移除回火時間對
氧化層介面特性的影響，本研究對元件進行
電荷幫浦量測[6-7]，結果如圖五所示。發現
歷經較長缺陷移除回火時間之元件有較低
的電荷幫浦電流，由於電荷幫浦電流的大小
與介面缺陷的數量成比例關係，經過進一步
的萃取，標準缺陷移除回火時間元件之介面
缺陷數量為 7.9×1011 cm-2，而歷經較長缺陷
移除回火時間元件之介面缺陷數量則為 5.7
×1011 cm-2。此結果驗證了在電性量測上得到
的推論，即較長的缺陷移除回火時間，能夠
進一步修復 ATR 引致之缺陷，並抑制插排
貫穿竄至矽晶圓表面，因此在混合通道方向
基板的(100)區域，能得到較好的矽晶品質，
進而使得製作於該區域之 n 型金氧半場效
電晶體有較佳的氧化層介面特性。 
 
 
 
 
 
 
 
 
 
圖四: 10 m/0.15 m 的 n 型金氧半場效電晶體，其
不同缺陷移除回火條件的 ID-VG 特性曲線圖。 
 
 
 
 
 
 
 
 
 
圖五: n 型金氧半場效電晶體，其不同缺陷移除回火
條件之電荷幫浦量測結果。 
  
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                   日期： 100 年 10 月 30 日 
一、參加會議經過 
此報告為本人接受國科會補助(專題研究計畫內之國外差旅費)，參加第24屆國際
微製程與奈米科技會議之心得報告。此會議於西元2011年10月25日至10月27日於日本
京都舉行，是由日本應用物理學會(The Japan Society of Applied Physics)所主辦，自從
西元1988年召開第1屆會議，之後每年均召開1次會議，本次為第24屆研討會，有500  
餘名相關領域之學者與專家參與此次盛會。 
今年此會議有 3 天的論文發表，論文發表分為 15 大議程，計有: Graphene、Nano 
Carbon、Lithography and Metrology、Nanoimprint, Nanoprint and Rising Lithography、
Resist Materials and Processing、Microsystem Technology and MEMS、Molecular 
Modification, Molecular Self-assembly for Micro/Nano Structure、Nanomaterials、Nano 
Tool、BioMEMS, Lab on a Chip、Nanodevices、Novel Transistors、New Functional 
Devices、New Conceptual Devices、與 Nanofabrication 等主題。此 15 大議程總計有 406
篇論文發表，成果十分豐碩。 
計畫編號 NSC 99 － 2221 － E － 006 － 214 － 
計畫名稱 混合通道方向基板上製作互補式金氧半電晶體與元件分析之研究(I) 
出國人員
姓名 陳 志 方 
服務機構
及職稱 國立成功大學微電子所 教授 
會議時間 100年 10月 25日至100年 10月 27日 會議地點 日本京都 
會議名稱 
(中文) 第 24 屆國際微製程與奈米科技會議 
(英文) 24th International Microprocesses and Nanotechnology 
Conference 
發表論文
題目 
(中文) 使用 RTN 分析 ZrO2對於 28 奈米高介電常數與金屬閘極 n 型
MOSFET 其電子補捉行為之影響 
(英文) Impact of ZrO2 on Electron Trapping Behavior in 28 nm HKMG 
nMOSFETs by RTN Analysis 
附件四 
Impact of ZrO2 on Electron Trapping Behavior in 28 nm HKMG nMOSFETs by RTN Analysis 
 
Shih Chang Tsai1, San Lein Wu2, Bo Chin Wang1, Shoou Jinn Chang1, Jone F. Chen1*, Po Chin Huang1, De Gong 
Hong2, C. H. Hsu3 , Chih Wei Yang 3, Chien Ming Lai3, Chia Wei Hsu3, Osbert Cheng3 
1 Institute of Microelectronics and Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan 
2 Department of Electronic Engineering, Cheng Shiu University, Kaohsiung City 833, Taiwan 
3 Advance Technology Development, United Microelectronics Corp. (UMC), Taiwan 
Phone: +886 6 2757575 Fax: +886 6 2345482 *E-mail: jfchen@mail.ncku.edu.tw 
 
1. INTRODUCTION 
High-k dielectrics (HK) (mostly HfO2) [1] are recently being used in the gate stack to achieve low effective 
oxide thickness as required for the 45 nm MOSFET technology node and beyond. Due to that the HK system is 
usually accompanied by the large amount of process-induced defects, adding ZrO2 into HfO2 seems to improve the 
electrical characteristics and reliability [2]. However, the interface properties of the gate stack are still unclear. In 
this paper, the effects of different ZrO2 position in HfO2 on random telegraph noise (RTN) are studied. Evaluating 
the gate stack properties such as trap depth (xT), trap energy (EC,SiO2-ET), (EC,HK-ET), and the relation between the 
relative fluctuation of the drain current (ID) and (gm/ID) have been presented. 
 
2. EXPERIMENTS 
High-k gate dielectric nMOSFETs were fabricated using 28 nm gate-last HKMG technology. Details for the 
various gate stacks are summarized in Table 1. The oxide thickness of the interfacial layer (IL) is ~ 1.0 nm. The 
RTN measurements were performed by Waveform Generator/Fast Measurement Unit (WGFMU) modules based 
on Agilent B1500 Semiconductor Parameter Analyzer. 
ID of HK devices with different ZrO2 position is presented in Fig. 1. As expected, higher ID were obtained in 
pure ZrO2 device (device A), indicating that the gate stack has better interface properties. Fast gate current (IG) 
relaxation measurements were used to inspect the transient electron trapping in the HK gate stack. As shown in 
Fig. 2, devices B, C, and D had significant degradation in IG, indicating that the HfO2 material can easily trap 
electrons in gate stack. 
Figure 3 shows the typical ID fluctuations of HK devices in time domain with different ZrO2 position, 
respectively. A distinct difference in ID between two states was observed, which are responsible for carrier 
trapping and detrapping at a single trap site. The extracted mean capture time (τc) and the mean emission time 
constant (τe ) versus gate overdrive (VG – VT) are presented in Fig. 4. The trap depths obtained by using Eq. (1) in 
Table 2 are 0.35 nm, 0.57 nm, 0.93 nm for device A, B, and C, respectively [3,4]. Due to the trap location in HK 
film, a trap depth of 1.73 nm was obtained by using Eq. (2) for device D [3,4]. The energy difference between 
oxide/HK conductance band energy and trap energy with respect to gate overdrive are shown in Fig. 5 [5]. We 
found that device having ZrO2 layer closer to the IL, the trap location is closer to Si/SiO2. Moreover, in device D, 
the trap is located inside HfO2 layer, which implies that HfO2 material contains more trap density and dominates 
the RTN characteristics. The relation of ID/ID vs. (VG – VT) is shown in Fig. 6. Device D showing the largest 
relative drain amplitude is due to the trapping happening at weak inversion, at which the coulomb attractive force 
will impact ID directly. While larger gate overdrive, the lower relative drain amplitude will be observed. It is 
believed that, at strong inversion, channel surface charges will screen the effect of oxide trap. 
 
3. SUMMARY 
The location and trap energy level of traps generated in HK gate stack have been studied using pure ZrO2 and 
selectively ZrO2 layer position inserting HfO2.The device having ZrO2 layer closer to the IL, the trap location is 
closer to the interface of Si/SiO2. Such a result implies that HfO2 dominating the trapping effect and adding ZrO2 
can mitigate the impact. 
 
ACKNOWLEDGEMENTS 
The authors would like to thank the National Science Council and Bureau of Energy, Ministry of Economic 
Affairs of Taiwan, R.O.C. for the financial support under Contract NSC100-2221-E-006-040-MY2, NSC99-2221- 
E-006-214, and the LED Lighting Research Center of NCKU for the assistance of device characterization. 
 
REFERENCES 
[1] R. I. Hegde et al., Appl. Phys. Lett., 101, 074113 (2007).   [2] H.-S. Jung et al., IRPS, 971 (2009).        
[3] G. Ghibaudo et al., Microelectron Reliability, 42, 573 (2002).   [4] S. Lee et al., IEDM, 763 (2009).       
[5] G. D. Wilk et al., J. Appl. Phys, 89, 5243 (2001).   [6] M. J. Kirton et al., Adv. Phys., 38, 367 (1989). 
26P-7-140L
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/30
國科會補助計畫
計畫名稱: 混合通道方向基板上製作互補式金氧半電晶體與元件分析之研究(I)
計畫主持人: 陳志方
計畫編號: 99-2221-E-006-214- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
