// Seed: 3100107742
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output reg id_1;
  logic id_3 = id_2;
  for (id_4 = id_4; -1; id_1 = id_4) begin : LABEL_0
    logic id_5, id_6, id_7;
  end
  wire id_8;
endmodule
macromodule module_1 (
    output supply1 id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4
);
  wire id_6;
  reg  id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign id_7 = (id_7);
  for (id_8 = (-1); -1'd0; id_7 = -1'b0) begin : LABEL_0
    assign id_0 = -1;
  end
endmodule
