0894af96584901a21f173aff36095ad44dd29fc3
Source code fixes to get everything to compile with the Xilinx toolchain and also use block RAMs instead of flipflops for the register files.
diff --git a/src/verilog/rtl/salu/salu_controller.v b/src/verilog/rtl/salu/salu_controller.v
index 10da61c..14db3ba 100644
--- a/src/verilog/rtl/salu/salu_controller.v
+++ b/src/verilog/rtl/salu/salu_controller.v
@@ -68,7 +68,7 @@ reg [31:0] alu_control;
 reg salu2sgpr_req;
 reg salu2sgpr_req_trig;
 
-reg sgpr_fw_check;
+wire sgpr_fw_check;
 assign sgpr_fw_check = {control_en_fw, dst_reg_fw[11:9]} && 4'b1110;
 //**
 