{
  "creator": "Yosys 0.9+2406 (git sha1 aafaeb66, clang 6.0.0-1ubuntu2 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.1-2151.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$276": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1962.2-1962.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1964.2-1964.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1966.2-1966.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1968.2-1968.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1970.2-1970.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1972.2-1972.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1974.2-1974.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1976.2-1976.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1978.2-1978.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1980.2-1980.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1982.2-1982.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1984.2-1984.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1986.2-1986.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1988.2-1988.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$290": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1990.2-1990.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$291": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1991.2-1991.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1992.2-1992.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1994.2-1994.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$294": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1996.2-1996.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$295": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1997.2-1997.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1998.2-1998.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2000.2-2000.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2002.2-2002.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$299": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.2-2003.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$300": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2004.2-2004.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2006.2-2006.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2008.2-2008.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.2-2009.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$304": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2010.2-2010.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2012.2-2012.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2014.2-2014.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2016.2-2016.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2018.2-2018.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2019.2-2019.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2020.2-2020.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.34-1868.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.24-1868.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.29-1868.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1871.9-1871.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.8-1868.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.12-1868.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.20-1868.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1869.9-1869.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1870.9-1870.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.39-1868.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2897.1-3232.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.135-2903.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.127-2903.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.54-2903.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.45-2903.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.36-2903.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.27-2903.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.18-2903.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.119-2903.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.111-2903.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.103-2903.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.95-2903.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.87-2903.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.79-2903.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.71-2903.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.63-2903.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.100-2900.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.91-2900.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.9-2900.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.82-2900.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.73-2900.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.64-2900.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.55-2900.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.46-2900.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.37-2900.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.28-2900.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.19-2900.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.9-2899.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.15-2899.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.150-2898.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.141-2898.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.59-2898.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.49-2898.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.39-2898.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.29-2898.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.19-2898.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.9-2898.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.132-2898.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.123-2898.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.114-2898.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.105-2898.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.96-2898.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.87-2898.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.78-2898.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.69-2898.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.22-2899.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.100-2902.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.91-2902.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.9-2902.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.82-2902.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.73-2902.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.64-2902.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.55-2902.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.46-2902.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.37-2902.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.28-2902.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.19-2902.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.9-2901.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.15-2901.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.150-2904.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.141-2904.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.59-2904.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.49-2904.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.39-2904.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.29-2904.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.19-2904.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.9-2904.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.132-2904.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.123-2904.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.114-2904.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.105-2904.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.96-2904.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.87-2904.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.78-2904.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.69-2904.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.22-2901.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$315": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$317": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$316": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$318": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:217.3-217.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:219.3-219.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:221.3-221.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$315_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$317_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$316_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$318_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:248.1-281.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:258.3-258.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260.3-260.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:250.8-250.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:250.11-250.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:249.13-249.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:283.1-323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:294.3-294.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296.3-296.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:298.3-298.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.8-285.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.14-285.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.11-285.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:284.13-284.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:574.1-628.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$329": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.7-595.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$328": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.12-595.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:587.3-587.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:589.3-589.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:591.3-591.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:593.3-593.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.3-595.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$329_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.7-595.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$328_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.12-595.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.8-576.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.17-576.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.11-576.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:575.13-575.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.14-576.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:685.1-739.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$336": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706.7-706.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$335": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706.12-706.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:698.3-698.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:700.3-700.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:702.3-702.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:704.3-704.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706.3-706.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$336_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706.7-706.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$335_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706.12-706.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.8-687.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.17-687.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.11-687.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:686.13-686.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.14-687.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:519.1-572.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$324": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534.27-534.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:540$325": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540.7-540.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$327": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541.7-541.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$323": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534.32-534.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$326": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541.12-541.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$179": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534.3-534.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:536.3-536.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:538.3-538.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540.3-540.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541.3-541.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$324_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534.27-534.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:540$325_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540.7-540.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$327_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541.7-541.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$323_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534.32-534.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$326_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541.12-541.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.8-521.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.17-521.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.11-521.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:520.13-520.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.14-521.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:630.1-683.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$331": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.27-645.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:651$332": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651.7-651.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$334": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652.7-652.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$330": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.32-645.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$333": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652.12-652.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.3-645.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:647.3-647.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:649.3-649.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651.3-651.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652.3-652.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$331_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.27-645.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:651$332_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651.7-651.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$334_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652.7-652.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$330_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.32-645.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$333_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652.12-652.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.8-632.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.17-632.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.11-632.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:631.13-631.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.14-632.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:743.1-776.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$199": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753.3-753.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:755.3-755.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:745.8-745.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:745.11-745.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:744.13-744.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:778.1-818.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$201": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:789.3-789.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:791.3-791.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:793.3-793.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.8-780.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.14-780.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.11-780.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:779.13-779.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1069.1-1123.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$347": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.7-1090.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$346": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.12-1090.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082.3-1082.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$226": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.3-1084.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$227": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1086.3-1086.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088.3-1088.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$229": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.3-1090.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$347_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.7-1090.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$346_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.12-1090.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.8-1071.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.17-1071.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.11-1071.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1070.13-1070.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.14-1071.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1180.1-1234.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$354": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201.7-1201.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$353": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201.12-1201.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$235": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193.3-1193.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$236": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1195.3-1195.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$237": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197.3-1197.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$238": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199.3-1199.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$239": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201.3-1201.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$354_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201.7-1201.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$353_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201.12-1201.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.8-1182.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.17-1182.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.11-1182.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1181.13-1181.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.14-1182.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1014.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$342": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029.27-1029.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035$343": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035.7-1035.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$345": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036.7-1036.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$341": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029.32-1029.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$344": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036.12-1036.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029.3-1029.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1031.3-1031.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1033.3-1033.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$223": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035.3-1035.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036.3-1036.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$342_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029.27-1029.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035$343_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035.7-1035.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$345_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036.7-1036.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$341_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029.32-1029.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$344_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036.12-1036.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.8-1016.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.17-1016.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.11-1016.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1015.13-1015.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.14-1016.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1125.1-1178.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$349": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.27-1140.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146$350": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146.7-1146.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$352": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147.7-1147.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$348": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.32-1140.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$351": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147.12-1147.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$230": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.3-1140.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$231": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1142.3-1142.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$232": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1144.3-1144.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$233": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146.3-1146.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$234": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147.3-1147.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$349_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.27-1140.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146$350_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146.7-1146.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$352_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147.7-1147.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$348_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.32-1140.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$351_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147.12-1147.14"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.8-1127.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.17-1127.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.11-1127.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1126.13-1126.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.14-1127.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:867.1-915.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:886$338": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886.7-886.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$208": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:880.3-880.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:882.3-882.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:884.3-884.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886.3-886.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:886$338_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886.7-886.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.8-869.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.14-869.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:868.13-868.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.11-869.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:964.1-1012.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:983$340": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983.7-983.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:977.3-977.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$217": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:979.3-979.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:981.3-981.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983.3-983.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:983$340_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983.7-983.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.8-966.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.14-966.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:965.13-965.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.11-966.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:820.1-865.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:838$337": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838.7-838.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:833.3-833.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:835.3-835.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:837.3-837.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838.3-838.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:838$337_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838.7-838.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.8-822.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.14-822.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:821.13-821.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.11-822.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:917.1-962.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:935$339": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935.7-935.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:930.3-930.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:932.3-932.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$214": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:934.3-934.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935.3-935.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:935$339_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935.7-935.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.8-919.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.14-919.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:918.13-918.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.11-919.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:372.1-420.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:391$320": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391.7-391.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:385.3-385.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:387.3-387.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:389.3-389.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391.3-391.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:391$320_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391.7-391.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.8-374.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.14-374.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:373.13-373.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.11-374.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:469.1-517.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:488$322": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:488.7-488.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:482.3-482.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:484.3-484.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:486.3-486.35"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:488.3-488.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:488$322_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:488.7-488.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.8-471.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.14-471.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:470.13-470.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.11-471.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:325.1-370.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:343$319": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343.7-343.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:338.3-338.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:340.3-340.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:342.3-342.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343.3-343.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:343$319_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343.7-343.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.8-327.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.14-327.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:326.13-326.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.11-327.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:422.1-467.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:440$321": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440.7-440.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:435.3-435.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:437.3-437.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:439.3-439.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440.3-440.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:440$321_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440.7-440.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.8-424.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.14-424.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:423.13-423.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.11-424.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2587.1-2591.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2588.8-2588.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2589.9-2589.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2395.1-2412.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2408.9-2408.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2407.8-2407.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2406.8-2406.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2396.8-2396.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2397.8-2397.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2398.8-2398.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2399.8-2399.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2400.8-2400.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2401.8-2401.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2402.8-2402.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2403.8-2403.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2404.8-2404.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2405.8-2405.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.1-2504.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2495.9-2495.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.9-2496.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2494.9-2494.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2475.9-2475.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2474.9-2474.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2473.9-2473.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2472.9-2472.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2471.9-2471.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2470.9-2470.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2469.9-2469.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2468.9-2468.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.9-2465.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2483.9-2483.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2482.9-2482.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2481.9-2481.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2480.9-2480.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2479.9-2479.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2478.9-2478.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2477.9-2477.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2476.9-2476.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2493.9-2493.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.9-2492.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.9-2491.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.9-2490.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.9-2489.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2488.9-2488.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2487.9-2487.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2486.9-2486.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.9-2466.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2467.9-2467.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2484.9-2484.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.9-2497.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.9-2498.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2485.9-2485.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.9-2499.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.9-2500.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2593.1-2660.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2602.9-2602.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2603.9-2603.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2600.9-2600.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2601.9-2601.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2597.9-2597.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2598.9-2598.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2599.9-2599.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.9-2604.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.9-2605.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2662.1-2724.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2561.1-2584.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2575.8-2575.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2574.8-2574.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2573.8-2573.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2576.8-2576.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2577.8-2577.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2582.9-2582.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2578.8-2578.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2579.9-2579.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2580.9-2580.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2581.9-2581.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2440.1-2444.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2441.8-2441.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2442.9-2442.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2415.1-2420.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2418.9-2418.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2417.8-2417.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2416.8-2416.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:176.3-176.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:178.3-178.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180.3-180.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:182.3-182.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$312": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$313": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$314": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$311_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$312_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$313_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$314_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2726.1-2894.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.18-2728.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.12-2735.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.13-2737.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.19-2733.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.21-2728.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.15-2729.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.15-2728.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.13-2727.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.22-2729.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.24-2728.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.29-2729.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.17-2730.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.16-2736.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.18-2734.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.18-2732.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.17-2731.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.21-2735.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.22-2737.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2252.1-2284.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2261.10-2261.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2259.16-2259.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2258.10-2258.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2263.10-2263.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2260.10-2260.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2254.10-2254.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2256.10-2256.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2255.10-2255.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2257.10-2257.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2253.10-2253.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2262.10-2262.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2266.10-2266.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2265.10-2265.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2264.10-2264.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2287.1-2319.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2296.10-2296.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2294.16-2294.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2293.10-2293.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2298.10-2298.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2295.10-2295.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2288.10-2288.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2289.10-2289.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2291.10-2291.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2290.10-2290.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2292.10-2292.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2297.10-2297.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2301.10-2301.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2300.10-2300.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2299.10-2299.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2218.1-2249.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2227.10-2227.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2225.16-2225.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2224.10-2224.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2229.10-2229.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2226.10-2226.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2219.10-2219.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2220.10-2220.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2222.10-2222.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2221.10-2221.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2223.10-2223.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2228.10-2228.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2232.10-2232.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2231.10-2231.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2230.10-2230.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2156.1-2184.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2163.10-2163.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2161.16-2161.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2160.10-2160.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2165.10-2165.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2162.10-2162.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2158.10-2158.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2159.10-2159.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2157.10-2157.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2164.10-2164.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2168.10-2168.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2167.10-2167.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2166.10-2166.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2187.1-2215.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2194.10-2194.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2192.16-2192.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2191.10-2191.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2196.10-2196.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2193.10-2193.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2188.10-2188.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2189.10-2189.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2190.10-2190.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2195.10-2195.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2199.10-2199.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2198.10-2198.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2197.10-2197.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$355": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.33-1407.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$356": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.34-1409.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$357": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415.34-1415.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$358": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419.34-1419.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$240": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.3-1407.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$241": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.3-1409.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$242": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1411.3-1411.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$243": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1413.3-1413.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$244": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415.3-1415.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$245": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1417.3-1417.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$246": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419.3-1419.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$247": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1421.3-1421.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$248": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1423.3-1423.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$355_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.33-1407.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$356_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.34-1409.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$357_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415.34-1415.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$358_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419.34-1419.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1472.1-1601.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538$359": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538.33-1538.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540$360": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540.35-1540.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546$361": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546.34-1546.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550$362": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550.34-1550.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$249": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538.3-1538.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$250": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540.3-1540.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$251": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1542.3-1542.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$252": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1544.3-1544.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$253": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546.3-1546.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$254": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1548.3-1548.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$255": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550.3-1550.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$256": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1552.3-1552.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$257": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1554.3-1554.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538$359_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538.33-1538.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540$360_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540.35-1540.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546$361_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546.34-1546.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550$362_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550.34-1550.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1478.16-1478.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1475.16-1475.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.23-1474.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.16-1474.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1473.16-1473.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.30-1474.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1477.16-1477.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.16-1476.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.22-1476.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1478.22-1478.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.29-1476.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1734.1-1863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800$367": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800.34-1800.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802$368": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802.35-1802.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808$369": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808.35-1808.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812$370": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812.35-1812.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800.3-1800.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802.3-1802.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1804.3-1804.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1806.3-1806.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808.3-1808.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1810.3-1810.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812.3-1812.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1814.3-1814.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1816.3-1816.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800$367_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800.34-1800.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802$368_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802.35-1802.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808$369_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808.35-1808.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812$370_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812.35-1812.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1740.16-1740.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.23-1736.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.30-1736.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1739.16-1739.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.23-1738.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.16-1738.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1740.22-1740.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.30-1738.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1603.1-1732.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$363": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671$364": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.34-1671.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677$365": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.35-1677.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681$366": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681.35-1681.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$258": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$259": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$260": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$261": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1679.3-1679.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681.3-1681.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1683.3-1683.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$266": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1685.3-1685.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$363_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671$364_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.34-1671.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677$365_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.35-1677.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681$366_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681.35-1681.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1609.16-1609.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1606.16-1606.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.16-1605.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.22-1605.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1604.16-1604.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.29-1605.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1608.16-1608.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.23-1607.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.16-1607.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1609.22-1609.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.30-1607.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2423.1-2437.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2424.8-2424.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.9-2429.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.8-2426.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.9-2430.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.8-2427.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.9-2431.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.8-2428.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.8-2425.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2447.1-2461.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2453.9-2453.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2449.8-2449.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2454.9-2454.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2450.8-2450.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2455.9-2455.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2451.8-2451.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2448.8-2448.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2452.8-2452.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2507.1-2558.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2551.9-2551.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2550.9-2550.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2549.9-2549.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2548.9-2548.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2555.9-2555.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2554.9-2554.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2553.9-2553.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2552.9-2552.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2527.9-2527.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2544.9-2544.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2545.9-2545.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2539.9-2539.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2518.9-2518.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2517.9-2517.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2516.9-2516.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2515.9-2515.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2514.9-2514.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2513.9-2513.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2512.9-2512.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2511.9-2511.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2508.9-2508.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2526.9-2526.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2525.9-2525.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2524.9-2524.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2523.9-2523.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2522.9-2522.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2521.9-2521.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2520.9-2520.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2519.9-2519.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2538.9-2538.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2537.9-2537.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.9-2536.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2535.9-2535.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2534.9-2534.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2533.9-2533.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2532.9-2532.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2531.9-2531.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2509.9-2509.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2510.9-2510.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2529.9-2529.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2546.9-2546.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2547.9-2547.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2530.9-2530.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2528.9-2528.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2542.9-2542.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2543.9-2543.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2540.9-2540.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2541.9-2541.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2331.1-2392.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2332.15-2332.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.14-2335.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.26-2335.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2333.15-2333.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2336.20-2336.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2334.14-2334.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.49-2335.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.42-2335.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.33-2335.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.8-2335.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2324.1-2329.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2325.8-2325.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2327.8-2327.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2326.8-2326.10"
          }
        }
      }
    },
    "smoldvi_fpga": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:1.1-82.10"
      },
      "ports": {
        "clk_osc": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3, "x" ]
        },
        "dvi_p": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        },
        "dvi_n": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        }
      },
      "cells": {
        "bit_pix_div_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:54.1-60.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 13 ],
            "Q": [ 14 ],
            "R": [ 15 ]
          }
        },
        "bit_pix_div_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:54.1-60.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 16 ],
            "Q": [ 17 ],
            "S": [ 15 ]
          }
        },
        "bit_pix_div_SB_DFFS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:54.1-60.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 18 ],
            "Q": [ 16 ],
            "S": [ 15 ]
          }
        },
        "bit_pix_div_SB_DFFS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:54.1-60.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 14 ],
            "Q": [ 18 ],
            "S": [ 15 ]
          }
        },
        "blink.blink_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 19 ],
            "Q": [ 3 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 3 ],
            "O": [ 19 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 20 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 21 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 27 ],
            "I1": [ 28 ],
            "I2": [ 29 ],
            "I3": [ 30 ],
            "O": [ 25 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 32 ],
            "I2": [ 33 ],
            "I3": [ 34 ],
            "O": [ 26 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 38 ],
            "O": [ 22 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 40 ],
            "I2": [ 41 ],
            "I3": [ 42 ],
            "O": [ 38 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 44 ],
            "I2": [ 45 ],
            "I3": [ 46 ],
            "O": [ 23 ]
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 49 ],
            "I3": [ 50 ],
            "O": [ 24 ]
          }
        },
        "blink.clk_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:54.1-60.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 17 ],
            "Q": [ 13 ],
            "R": [ 15 ]
          }
        },
        "blink.ctr_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 50 ],
            "CO": [ 51 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 52 ],
            "CO": [ 53 ],
            "I0": [ 37 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 52 ],
            "I0": [ 44 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 55 ],
            "CO": [ 56 ],
            "I0": [ 35 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 57 ],
            "CO": [ 55 ],
            "I0": [ 32 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 57 ],
            "I0": [ 39 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 58 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 60 ],
            "CO": [ 59 ],
            "I0": [ 49 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 61 ],
            "CO": [ 60 ],
            "I0": [ 48 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 61 ],
            "I0": [ 30 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 63 ],
            "CO": [ 62 ],
            "I0": [ 47 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 64 ],
            "CO": [ 63 ],
            "I0": [ 45 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 53 ],
            "CO": [ 64 ],
            "I0": [ 34 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 54 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 66 ],
            "CO": [ 65 ],
            "I0": [ 43 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 66 ],
            "I0": [ 42 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 68 ],
            "CO": [ 67 ],
            "I0": [ 46 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 69 ],
            "CO": [ 68 ],
            "I0": [ 29 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 51 ],
            "CO": [ 69 ],
            "I0": [ 41 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 70 ],
            "CO": [ 71 ],
            "I0": [ 40 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_CARRY_I0_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 70 ],
            "I0": [ 36 ],
            "I1": [ "1" ]
          }
        },
        "blink.ctr_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 72 ],
            "Q": [ 28 ]
          }
        },
        "blink.ctr_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 73 ],
            "Q": [ 40 ]
          }
        },
        "blink.ctr_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 74 ],
            "Q": [ 47 ]
          }
        },
        "blink.ctr_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 47 ],
            "I2": [ "1" ],
            "I3": [ 63 ],
            "O": [ 74 ]
          }
        },
        "blink.ctr_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 75 ],
            "Q": [ 45 ]
          }
        },
        "blink.ctr_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 45 ],
            "I2": [ "1" ],
            "I3": [ 64 ],
            "O": [ 75 ]
          }
        },
        "blink.ctr_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 76 ],
            "Q": [ 34 ]
          }
        },
        "blink.ctr_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 34 ],
            "I2": [ "1" ],
            "I3": [ 53 ],
            "O": [ 76 ]
          }
        },
        "blink.ctr_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 77 ],
            "Q": [ 37 ]
          }
        },
        "blink.ctr_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 37 ],
            "I2": [ "1" ],
            "I3": [ 52 ],
            "O": [ 77 ]
          }
        },
        "blink.ctr_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 78 ],
            "Q": [ 44 ]
          }
        },
        "blink.ctr_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 44 ],
            "I2": [ "1" ],
            "I3": [ 54 ],
            "O": [ 78 ]
          }
        },
        "blink.ctr_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 79 ],
            "Q": [ 33 ]
          }
        },
        "blink.ctr_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 65 ],
            "O": [ 79 ]
          }
        },
        "blink.ctr_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 80 ],
            "Q": [ 43 ]
          }
        },
        "blink.ctr_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 43 ],
            "I2": [ "1" ],
            "I3": [ 66 ],
            "O": [ 80 ]
          }
        },
        "blink.ctr_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 81 ],
            "Q": [ 42 ]
          }
        },
        "blink.ctr_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 42 ],
            "I2": [ "1" ],
            "I3": [ 67 ],
            "O": [ 81 ]
          }
        },
        "blink.ctr_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 82 ],
            "Q": [ 46 ]
          }
        },
        "blink.ctr_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 46 ],
            "I2": [ "1" ],
            "I3": [ 68 ],
            "O": [ 82 ]
          }
        },
        "blink.ctr_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 83 ],
            "Q": [ 29 ]
          }
        },
        "blink.ctr_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 29 ],
            "I2": [ "1" ],
            "I3": [ 69 ],
            "O": [ 83 ]
          }
        },
        "blink.ctr_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 40 ],
            "I2": [ "1" ],
            "I3": [ 70 ],
            "O": [ 73 ]
          }
        },
        "blink.ctr_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 84 ],
            "Q": [ 36 ]
          }
        },
        "blink.ctr_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 85 ],
            "Q": [ 41 ]
          }
        },
        "blink.ctr_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 41 ],
            "I2": [ "1" ],
            "I3": [ 51 ],
            "O": [ 85 ]
          }
        },
        "blink.ctr_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 86 ],
            "Q": [ 31 ]
          }
        },
        "blink.ctr_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 50 ],
            "O": [ 86 ]
          }
        },
        "blink.ctr_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 87 ],
            "Q": [ 50 ]
          }
        },
        "blink.ctr_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 50 ],
            "O": [ 87 ]
          }
        },
        "blink.ctr_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 36 ],
            "I2": [ "1" ],
            "I3": [ 56 ],
            "O": [ 84 ]
          }
        },
        "blink.ctr_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 88 ],
            "Q": [ 35 ]
          }
        },
        "blink.ctr_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 35 ],
            "I2": [ "1" ],
            "I3": [ 55 ],
            "O": [ 88 ]
          }
        },
        "blink.ctr_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 89 ],
            "Q": [ 32 ]
          }
        },
        "blink.ctr_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 32 ],
            "I2": [ "1" ],
            "I3": [ 57 ],
            "O": [ 89 ]
          }
        },
        "blink.ctr_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 90 ],
            "Q": [ 39 ]
          }
        },
        "blink.ctr_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 39 ],
            "I2": [ "1" ],
            "I3": [ 58 ],
            "O": [ 90 ]
          }
        },
        "blink.ctr_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 91 ],
            "Q": [ 27 ]
          }
        },
        "blink.ctr_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 59 ],
            "O": [ 91 ]
          }
        },
        "blink.ctr_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 92 ],
            "Q": [ 49 ]
          }
        },
        "blink.ctr_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 49 ],
            "I2": [ "1" ],
            "I3": [ 60 ],
            "O": [ 92 ]
          }
        },
        "blink.ctr_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 93 ],
            "Q": [ 48 ]
          }
        },
        "blink.ctr_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 48 ],
            "I2": [ "1" ],
            "I3": [ 61 ],
            "O": [ 93 ]
          }
        },
        "blink.ctr_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 94 ],
            "Q": [ 30 ]
          }
        },
        "blink.ctr_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 30 ],
            "I2": [ "1" ],
            "I3": [ 62 ],
            "O": [ 94 ]
          }
        },
        "blink.ctr_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 28 ],
            "I2": [ "1" ],
            "I3": [ 71 ],
            "O": [ 72 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 95 ],
            "Q": [ 96 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 96 ],
            "I3": [ 99 ],
            "O": [ 95 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 98 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 104 ],
            "Q": [ 105 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 106 ],
            "Q": [ 107 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 106 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 112 ],
            "O": [ 111 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 113 ],
            "Q": [ 114 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 115 ],
            "O": [ 113 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 114 ],
            "I3": [ 116 ],
            "O": [ 115 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 117 ],
            "Q": [ 118 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 119 ],
            "O": [ 117 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 120 ],
            "O": [ 119 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 121 ],
            "Q": [ 122 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 123 ],
            "O": [ 121 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 122 ],
            "I3": [ 124 ],
            "O": [ 123 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 125 ],
            "Q": [ 126 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 127 ],
            "O": [ 125 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 128 ],
            "O": [ 127 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 129 ],
            "Q": [ 130 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 131 ],
            "O": [ 129 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 130 ],
            "I3": [ 132 ],
            "O": [ 131 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 133 ],
            "Q": [ 134 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 135 ],
            "O": [ 133 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 134 ],
            "I3": [ 136 ],
            "O": [ 135 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 137 ],
            "Q": [ 138 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 139 ],
            "O": [ 137 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 138 ],
            "I3": [ 140 ],
            "O": [ 139 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 141 ],
            "Q": [ 140 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 140 ],
            "O": [ 141 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 142 ],
            "O": [ 104 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 105 ],
            "I3": [ 143 ],
            "O": [ 142 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 112 ],
            "CO": [ 143 ],
            "I0": [ "0" ],
            "I1": [ 107 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 112 ],
            "I0": [ "0" ],
            "I1": [ 114 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 120 ],
            "CO": [ 116 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 120 ],
            "I0": [ "0" ],
            "I1": [ 122 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 128 ],
            "CO": [ 124 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 128 ],
            "I0": [ "0" ],
            "I1": [ 130 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 136 ],
            "CO": [ 132 ],
            "I0": [ "0" ],
            "I1": [ 134 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 140 ],
            "CO": [ 136 ],
            "I0": [ "0" ],
            "I1": [ 138 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 144 ],
            "Q": [ 103 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 145 ],
            "Q": [ 146 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 147 ],
            "I3": [ 108 ],
            "O": [ 145 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 148 ],
            "Q": [ 100 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 149 ],
            "O": [ 148 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 101 ],
            "I3": [ 102 ],
            "O": [ 110 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 100 ],
            "O": [ 102 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 118 ],
            "I2": [ 114 ],
            "I3": [ 122 ],
            "O": [ 152 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 103 ],
            "I2": [ 153 ],
            "I3": [ 100 ],
            "O": [ 144 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 154 ],
            "I3": [ 122 ],
            "O": [ 153 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 107 ],
            "I3": [ 105 ],
            "O": [ 150 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 155 ],
            "Q": [ 156 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 103 ],
            "I3": [ 157 ],
            "O": [ 155 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 109 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 100 ],
            "I2": [ 146 ],
            "I3": [ 156 ],
            "O": [ 158 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 154 ],
            "I2": [ 159 ],
            "I3": [ 156 ],
            "O": [ 157 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 160 ],
            "Q": [ 161 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 146 ],
            "I1": [ 147 ],
            "I2": [ 161 ],
            "I3": [ 149 ],
            "O": [ 160 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 154 ],
            "I2": [ 159 ],
            "I3": [ 156 ],
            "O": [ 147 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 118 ],
            "I3": [ 114 ],
            "O": [ 154 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 162 ],
            "I2": [ 159 ],
            "I3": [ 146 ],
            "O": [ 149 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 130 ],
            "I1": [ 134 ],
            "I2": [ 138 ],
            "I3": [ 140 ],
            "O": [ 151 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 162 ],
            "I2": [ 159 ],
            "I3": [ 146 ],
            "O": [ 108 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 114 ],
            "I2": [ 118 ],
            "I3": [ 126 ],
            "O": [ 162 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 122 ],
            "I2": [ 107 ],
            "I3": [ 105 ],
            "O": [ 159 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 163 ],
            "Q": [ 164 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 166 ],
            "I2": [ 167 ],
            "I3": [ 164 ],
            "O": [ 163 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 168 ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 165 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 169 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 170 ],
            "I3": [ 173 ],
            "O": [ 174 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 174 ],
            "I2": [ 175 ],
            "I3": [ 176 ],
            "O": [ 177 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 179 ],
            "I3": [ 180 ],
            "O": [ 170 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 166 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 182 ],
            "I2": [ 183 ],
            "I3": [ 184 ],
            "O": [ 176 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 181 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 182 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ 178 ],
            "I2": [ 187 ],
            "I3": [ 188 ],
            "O": [ 183 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 173 ],
            "I2": [ 164 ],
            "I3": [ 189 ],
            "O": [ 167 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 164 ],
            "I3": [ 100 ],
            "O": [ 99 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:32.1-36.40|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 190 ],
            "Q": [ 191 ],
            "R": [ 192 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 191 ],
            "O": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 193 ],
            "Q": [ 189 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 194 ],
            "I3": [ 195 ],
            "O": [ 193 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 130 ],
            "I2": [ 134 ],
            "I3": [ 138 ],
            "O": [ 194 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 107 ],
            "I2": [ 103 ],
            "I3": [ 105 ],
            "O": [ 196 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 195 ],
            "I2": [ 151 ],
            "I3": [ 105 ],
            "O": [ 101 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 114 ],
            "I1": [ 118 ],
            "I2": [ 126 ],
            "I3": [ 122 ],
            "O": [ 195 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 197 ],
            "Q": [ 187 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 198 ],
            "Q": [ 186 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 200 ],
            "O": [ 198 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 186 ],
            "I3": [ 201 ],
            "O": [ 200 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 202 ],
            "Q": [ 185 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 203 ],
            "O": [ 202 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 185 ],
            "I3": [ 204 ],
            "O": [ 203 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 205 ],
            "Q": [ 180 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 206 ],
            "O": [ 205 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 180 ],
            "I3": [ 207 ],
            "O": [ 206 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 208 ],
            "Q": [ 178 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 209 ],
            "O": [ 208 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 178 ],
            "I3": [ 210 ],
            "O": [ 209 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 211 ],
            "Q": [ 171 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 212 ],
            "O": [ 211 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 171 ],
            "I3": [ 213 ],
            "O": [ 212 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 214 ],
            "Q": [ 172 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 215 ],
            "O": [ 214 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 172 ],
            "I3": [ 216 ],
            "O": [ 215 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 217 ],
            "Q": [ 188 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 218 ],
            "O": [ 217 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 188 ],
            "I3": [ 179 ],
            "O": [ 218 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 219 ],
            "Q": [ 179 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 199 ],
            "I2": [ 179 ],
            "I3": [ 189 ],
            "O": [ 219 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 199 ],
            "I2": [ 177 ],
            "I3": [ 220 ],
            "O": [ 197 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ "0" ],
            "I2": [ 187 ],
            "I3": [ 221 ],
            "O": [ 220 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 201 ],
            "CO": [ 221 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 204 ],
            "CO": [ 201 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 207 ],
            "CO": [ 204 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 210 ],
            "CO": [ 207 ],
            "I0": [ "0" ],
            "I1": [ 178 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 213 ],
            "CO": [ 210 ],
            "I0": [ "0" ],
            "I1": [ 171 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 216 ],
            "CO": [ 213 ],
            "I0": [ "0" ],
            "I1": [ 172 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 179 ],
            "CO": [ 216 ],
            "I0": [ "0" ],
            "I1": [ 188 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 222 ],
            "Q": [ 184 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 223 ],
            "Q": [ 224 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 224 ],
            "I3": [ 226 ],
            "O": [ 223 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 227 ],
            "Q": [ 173 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 173 ],
            "I2": [ 225 ],
            "I3": [ 224 ],
            "O": [ 227 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 184 ],
            "I2": [ 228 ],
            "I3": [ 173 ],
            "O": [ 222 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 189 ],
            "O": [ 228 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 230 ],
            "Q": [ 231 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 184 ],
            "I2": [ 226 ],
            "I3": [ 231 ],
            "O": [ 230 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 189 ],
            "O": [ 229 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 232 ],
            "Q": [ 233 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 226 ],
            "I2": [ 233 ],
            "I3": [ 224 ],
            "O": [ 232 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 234 ],
            "I3": [ 189 ],
            "O": [ 225 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 235 ],
            "I2": [ 234 ],
            "I3": [ 224 ],
            "O": [ 199 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 184 ],
            "I3": [ 173 ],
            "O": [ 235 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 236 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 234 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 189 ],
            "I3": [ 231 ],
            "O": [ 226 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 236 ],
            "I3": [ 168 ],
            "O": [ 237 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 236 ],
            "I2": [ 168 ],
            "I3": [ 231 ],
            "O": [ 175 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 172 ],
            "I3": [ 171 ],
            "O": [ 238 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 180 ],
            "I3": [ 179 ],
            "O": [ 236 ]
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 186 ],
            "I2": [ 187 ],
            "I3": [ 188 ],
            "O": [ 168 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[0]_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 233 ],
            "Q": [ 239 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[0]_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 161 ],
            "Q": [ 240 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[1]_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 239 ],
            "Q": [ 241 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[1]_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 240 ],
            "Q": [ 242 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 243 ],
            "CO": [ 244 ],
            "I0": [ "0" ],
            "I1": [ 245 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ 247 ],
            "I2": [ 248 ],
            "I3": [ 249 ],
            "O": [ 250 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 250 ],
            "I3": [ 244 ],
            "O": [ 251 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 245 ],
            "I3": [ 243 ],
            "O": [ 249 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 253 ],
            "I3": [ 254 ],
            "O": [ 246 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 254 ],
            "CO": [ 243 ],
            "I0": [ 252 ],
            "I1": [ 253 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 258 ],
            "O": [ 252 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 257 ],
            "O": [ 253 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 263 ],
            "I3": [ 264 ],
            "O": [ 247 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 264 ],
            "CO": [ 254 ],
            "I0": [ 262 ],
            "I1": [ 263 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 261 ],
            "I2": [ 257 ],
            "I3": [ 260 ],
            "O": [ 262 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 258 ],
            "O": [ 245 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 265 ],
            "O": [ 258 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.den_delayed_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:74.1-80.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 266 ],
            "Q": [ 267 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 268 ],
            "Q": [ 269 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 270 ],
            "Q": [ 271 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 270 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 276 ],
            "I3": [ 277 ],
            "O": [ 272 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 279 ],
            "I3": [ 280 ],
            "O": [ 275 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 281 ],
            "CO": [ 282 ],
            "I0": [ 278 ],
            "I1": [ 279 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 283 ],
            "I3": [ 284 ],
            "O": [ 279 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 276 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 288 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 273 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 293 ],
            "O": [ 287 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 293 ],
            "CO": [ 294 ],
            "I0": [ 291 ],
            "I1": [ 292 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 278 ],
            "O": [ 291 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 297 ],
            "O": [ 292 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 279 ],
            "I3": [ 281 ],
            "O": [ 288 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 298 ],
            "Q": [ 283 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 300 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 298 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 277 ],
            "O": [ 299 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 303 ],
            "I2": [ 304 ],
            "I3": [ 305 ],
            "O": [ 301 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 306 ],
            "CO": [ 281 ],
            "I0": [ 303 ],
            "I1": [ 304 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 295 ],
            "O": [ 303 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 296 ],
            "O": [ 304 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 307 ],
            "I3": [ 308 ],
            "O": [ 302 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 283 ],
            "O": [ 295 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 297 ],
            "O": [ 307 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 310 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 300 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 311 ],
            "I2": [ 312 ],
            "I3": [ 313 ],
            "O": [ 309 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 313 ],
            "CO": [ 293 ],
            "I0": [ 311 ],
            "I1": [ 312 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 296 ],
            "I2": [ 297 ],
            "I3": [ 295 ],
            "O": [ 311 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 314 ],
            "I2": [ 315 ],
            "I3": [ 316 ],
            "O": [ 312 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 303 ],
            "I2": [ 304 ],
            "I3": [ 306 ],
            "O": [ 310 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 317 ],
            "Q": [ 296 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 319 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 317 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 320 ],
            "I1": [ 316 ],
            "I2": [ 321 ],
            "I3": [ 277 ],
            "O": [ 318 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 323 ],
            "I3": [ "0" ],
            "O": [ 320 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 324 ],
            "CO": [ 306 ],
            "I0": [ 322 ],
            "I1": [ 323 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 316 ],
            "O": [ 322 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 315 ],
            "I3": [ 314 ],
            "O": [ 323 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 297 ],
            "O": [ 316 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 308 ],
            "I0": [ 316 ],
            "I1": [ 321 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 286 ],
            "CO": [ 325 ],
            "I0": [ 278 ],
            "I1": [ 285 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 308 ],
            "CO": [ 286 ],
            "I0": [ 295 ],
            "I1": [ 307 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 315 ],
            "I3": [ 314 ],
            "O": [ 321 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 326 ],
            "I1": [ 327 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 319 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 328 ],
            "I2": [ 329 ],
            "I3": [ "0" ],
            "O": [ 326 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 313 ],
            "I0": [ 328 ],
            "I1": [ 329 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 315 ],
            "I2": [ 314 ],
            "I3": [ 316 ],
            "O": [ 328 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 330 ],
            "I3": [ 277 ],
            "O": [ 329 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 323 ],
            "I3": [ 324 ],
            "O": [ 327 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 331 ],
            "Q": [ 315 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 332 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 331 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 324 ],
            "I0": [ 330 ],
            "I1": [ 277 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 315 ],
            "I3": [ 314 ],
            "O": [ 330 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 334 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 332 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 330 ],
            "I3": [ 277 ],
            "O": [ 333 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 330 ],
            "I2": [ 277 ],
            "I3": [ "0" ],
            "O": [ 334 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 336 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 268 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 337 ],
            "I2": [ 338 ],
            "I3": [ 277 ],
            "O": [ 335 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 340 ],
            "I3": [ 341 ],
            "O": [ 337 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 269 ],
            "O": [ 339 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 342 ],
            "I3": [ 271 ],
            "O": [ 340 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 280 ],
            "CO": [ 341 ],
            "I0": [ 278 ],
            "I1": [ 279 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 305 ],
            "CO": [ 280 ],
            "I0": [ 303 ],
            "I1": [ 304 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 305 ],
            "I0": [ 322 ],
            "I1": [ 323 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 343 ],
            "I3": [ 325 ],
            "O": [ 338 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 271 ],
            "I3": [ 342 ],
            "O": [ 343 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 344 ],
            "I1": [ 345 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 336 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100100110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 346 ],
            "I2": [ 278 ],
            "I3": [ 294 ],
            "O": [ 344 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 283 ],
            "O": [ 285 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 343 ],
            "I3": [ 269 ],
            "O": [ 346 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 271 ],
            "I3": [ 342 ],
            "O": [ 278 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 340 ],
            "I3": [ 282 ],
            "O": [ 345 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 347 ],
            "I3": [ 348 ],
            "O": [ 289 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101001011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 350 ],
            "O": [ 347 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 350 ],
            "CO": [ 349 ],
            "I0": [ "0" ],
            "I1": [ 339 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 351 ],
            "CO": [ 350 ],
            "I0": [ "0" ],
            "I1": [ 352 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 353 ],
            "CO": [ 351 ],
            "I0": [ "0" ],
            "I1": [ 354 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 355 ],
            "CO": [ 353 ],
            "I0": [ "0" ],
            "I1": [ 356 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 315 ],
            "O": [ 355 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 296 ],
            "O": [ 356 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 283 ],
            "O": [ 354 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 271 ],
            "O": [ 352 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 342 ],
            "O": [ 348 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 348 ],
            "I3": [ 347 ],
            "O": [ 290 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ],
            "O": [ 274 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 296 ],
            "I2": [ 283 ],
            "I3": [ 271 ],
            "O": [ 357 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 269 ],
            "I3": [ 315 ],
            "O": [ 358 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 314 ],
            "I2": [ 297 ],
            "I3": [ 284 ],
            "O": [ 359 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 360 ],
            "Q": [ 361 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 362 ],
            "Q": [ 363 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 364 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 362 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 365 ],
            "Q": [ 366 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 365 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 368 ],
            "Q": [ 369 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 368 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 371 ],
            "Q": [ 372 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 371 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 374 ],
            "Q": [ 375 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 376 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 374 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 377 ],
            "Q": [ 378 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 377 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 380 ],
            "Q": [ 381 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 380 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 383 ],
            "Q": [ 384 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 385 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 383 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 386 ],
            "Q": [ 387 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 388 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 386 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 241 ],
            "I2": [ 242 ],
            "I3": [ 267 ],
            "O": [ 360 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 251 ],
            "Q": [ 277 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 390 ],
            "Q": [ 391 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 392 ],
            "I3": [ 260 ],
            "O": [ 390 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 392 ],
            "Q": [ 393 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 394 ],
            "I3": [ 261 ],
            "O": [ 392 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 264 ],
            "I2": [ 257 ],
            "I3": [ 263 ],
            "O": [ 394 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 255 ],
            "I3": [ 256 ],
            "O": [ 261 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 395 ],
            "Q": [ 396 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 397 ],
            "I2": [ 264 ],
            "I3": [ 257 ],
            "O": [ 395 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 398 ],
            "Q": [ 399 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 261 ],
            "I3": [ 264 ],
            "O": [ 398 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 397 ],
            "Q": [ 400 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 259 ],
            "I3": [ 261 ],
            "O": [ 397 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 401 ],
            "Q": [ 402 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 259 ],
            "I3": [ 255 ],
            "O": [ 401 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 265 ],
            "O": [ 259 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 403 ],
            "Q": [ 404 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 251 ],
            "I3": [ 259 ],
            "O": [ 403 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 248 ],
            "Q": [ 405 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 406 ],
            "CO": [ 342 ],
            "I0": [ "0" ],
            "I1": [ 407 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 407 ],
            "I3": [ 406 ],
            "O": [ 284 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 408 ],
            "I2": [ 409 ],
            "I3": [ 410 ],
            "O": [ 297 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 410 ],
            "CO": [ 406 ],
            "I0": [ 408 ],
            "I1": [ 409 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 400 ],
            "I2": [ 402 ],
            "I3": [ 411 ],
            "O": [ 408 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 391 ],
            "I2": [ 405 ],
            "I3": [ 404 ],
            "O": [ 409 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 413 ],
            "I2": [ 393 ],
            "I3": [ 399 ],
            "O": [ 314 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 399 ],
            "CO": [ 410 ],
            "I0": [ 413 ],
            "I1": [ 393 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 405 ],
            "I2": [ 404 ],
            "I3": [ 391 ],
            "O": [ 413 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ 400 ],
            "I3": [ 402 ],
            "O": [ 412 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 400 ],
            "I2": [ 402 ],
            "I3": [ 411 ],
            "O": [ 407 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 405 ],
            "I3": [ 404 ],
            "O": [ 411 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 414 ],
            "Q": [ 389 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 277 ],
            "Q": [ 364 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 415 ],
            "Q": [ 367 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 391 ],
            "O": [ 415 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 416 ],
            "Q": [ 370 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 393 ],
            "O": [ 416 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 417 ],
            "Q": [ 373 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 396 ],
            "O": [ 417 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 418 ],
            "Q": [ 376 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 399 ],
            "O": [ 418 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 419 ],
            "Q": [ 379 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 400 ],
            "O": [ 419 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 420 ],
            "Q": [ 382 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 402 ],
            "O": [ 420 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 421 ],
            "Q": [ 385 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 404 ],
            "O": [ 421 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 422 ],
            "Q": [ 388 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 414 ],
            "I3": [ 405 ],
            "O": [ 422 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 290 ],
            "I2": [ 277 ],
            "I3": [ 274 ],
            "O": [ 414 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 423 ],
            "CO": [ 424 ],
            "I0": [ "0" ],
            "I1": [ 425 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 425 ],
            "I3": [ 423 ],
            "O": [ 426 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 427 ],
            "I2": [ 428 ],
            "I3": [ 429 ],
            "O": [ 430 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 423 ],
            "I0": [ 427 ],
            "I1": [ 428 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "I2": [ 433 ],
            "I3": [ 434 ],
            "O": [ 427 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 436 ],
            "I2": [ 437 ],
            "I3": [ 433 ],
            "O": [ 428 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 438 ],
            "I2": [ 439 ],
            "I3": [ 440 ],
            "O": [ 441 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 429 ],
            "I0": [ 438 ],
            "I1": [ 439 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 437 ],
            "I2": [ 433 ],
            "I3": [ 436 ],
            "O": [ 438 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "I2": [ 433 ],
            "I3": [ 434 ],
            "O": [ 425 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 434 ],
            "I1": [ 442 ],
            "I2": [ 439 ],
            "I3": [ 436 ],
            "O": [ 443 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 442 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 440 ],
            "I2": [ 443 ],
            "I3": [ 444 ],
            "O": [ 445 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 446 ],
            "I3": [ 447 ],
            "O": [ 434 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 448 ],
            "Q": [ 449 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 450 ],
            "Q": [ 451 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 453 ],
            "I2": [ 454 ],
            "I3": [ 266 ],
            "O": [ 450 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 456 ],
            "I3": [ 457 ],
            "O": [ 452 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 458 ],
            "I2": [ 459 ],
            "I3": [ 460 ],
            "O": [ 455 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 461 ],
            "CO": [ 462 ],
            "I0": [ 458 ],
            "I1": [ 459 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 459 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 458 ],
            "I2": [ 465 ],
            "I3": [ 466 ],
            "O": [ 456 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 453 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 472 ],
            "I3": [ 473 ],
            "O": [ 467 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 473 ],
            "CO": [ 474 ],
            "I0": [ 471 ],
            "I1": [ 472 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 465 ],
            "I3": [ 458 ],
            "O": [ 471 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 475 ],
            "I2": [ 476 ],
            "I3": [ 477 ],
            "O": [ 472 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 458 ],
            "I2": [ 459 ],
            "I3": [ 461 ],
            "O": [ 468 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 478 ],
            "Q": [ 463 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "I2": [ 454 ],
            "I3": [ 266 ],
            "O": [ 478 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 481 ],
            "I2": [ 482 ],
            "I3": [ 457 ],
            "O": [ 479 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 485 ],
            "O": [ 481 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 486 ],
            "CO": [ 461 ],
            "I0": [ 483 ],
            "I1": [ 484 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 475 ],
            "O": [ 483 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 476 ],
            "O": [ 484 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 475 ],
            "I2": [ 487 ],
            "I3": [ 488 ],
            "O": [ 482 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 475 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 477 ],
            "O": [ 487 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 489 ],
            "I1": [ 490 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 480 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 492 ],
            "I3": [ 493 ],
            "O": [ 489 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 493 ],
            "CO": [ 473 ],
            "I0": [ 491 ],
            "I1": [ 492 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 476 ],
            "I2": [ 477 ],
            "I3": [ 475 ],
            "O": [ 491 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 494 ],
            "I2": [ 495 ],
            "I3": [ 496 ],
            "O": [ 492 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 486 ],
            "O": [ 490 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 497 ],
            "Q": [ 476 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 498 ],
            "I1": [ 499 ],
            "I2": [ 454 ],
            "I3": [ 266 ],
            "O": [ 497 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 496 ],
            "I2": [ 501 ],
            "I3": [ 457 ],
            "O": [ 498 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 502 ],
            "I2": [ 503 ],
            "I3": [ "0" ],
            "O": [ 500 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 504 ],
            "CO": [ 486 ],
            "I0": [ 502 ],
            "I1": [ 503 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 496 ],
            "O": [ 502 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 495 ],
            "I3": [ 494 ],
            "O": [ 503 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 477 ],
            "O": [ 496 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 488 ],
            "I0": [ 496 ],
            "I1": [ 501 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 466 ],
            "CO": [ 505 ],
            "I0": [ 458 ],
            "I1": [ 465 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 488 ],
            "CO": [ 466 ],
            "I0": [ 475 ],
            "I1": [ 487 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 495 ],
            "I3": [ 494 ],
            "O": [ 501 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 507 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 499 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 508 ],
            "I2": [ 509 ],
            "I3": [ "0" ],
            "O": [ 506 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 493 ],
            "I0": [ 508 ],
            "I1": [ 509 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 494 ],
            "I3": [ 496 ],
            "O": [ 508 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 510 ],
            "I3": [ 457 ],
            "O": [ 509 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 502 ],
            "I2": [ 503 ],
            "I3": [ 504 ],
            "O": [ 507 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 511 ],
            "Q": [ 495 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 512 ],
            "I2": [ 454 ],
            "I3": [ 266 ],
            "O": [ 511 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 504 ],
            "I0": [ 510 ],
            "I1": [ 457 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 495 ],
            "I3": [ 494 ],
            "O": [ 510 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 514 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 512 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 510 ],
            "I3": [ 457 ],
            "O": [ 513 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 510 ],
            "I2": [ 457 ],
            "I3": [ "0" ],
            "O": [ 514 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 516 ],
            "I2": [ 454 ],
            "I3": [ 266 ],
            "O": [ 448 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 517 ],
            "I2": [ 518 ],
            "I3": [ 457 ],
            "O": [ 515 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 520 ],
            "I3": [ 521 ],
            "O": [ 517 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 449 ],
            "O": [ 519 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 522 ],
            "I3": [ 451 ],
            "O": [ 520 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 460 ],
            "CO": [ 521 ],
            "I0": [ 458 ],
            "I1": [ 459 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 485 ],
            "CO": [ 460 ],
            "I0": [ 483 ],
            "I1": [ 484 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 485 ],
            "I0": [ 502 ],
            "I1": [ 503 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 523 ],
            "I3": [ 505 ],
            "O": [ 518 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 522 ],
            "O": [ 523 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 469 ],
            "I3": [ 470 ],
            "O": [ 516 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100100110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 526 ],
            "I2": [ 458 ],
            "I3": [ 474 ],
            "O": [ 524 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 465 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 523 ],
            "I3": [ 449 ],
            "O": [ 526 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 522 ],
            "O": [ 458 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 519 ],
            "I2": [ 520 ],
            "I3": [ 462 ],
            "O": [ 525 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 527 ],
            "I3": [ 528 ],
            "O": [ 469 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101001011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ "0" ],
            "I2": [ 519 ],
            "I3": [ 530 ],
            "O": [ 527 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 530 ],
            "CO": [ 529 ],
            "I0": [ "0" ],
            "I1": [ 519 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 531 ],
            "CO": [ 530 ],
            "I0": [ "0" ],
            "I1": [ 532 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 533 ],
            "CO": [ 531 ],
            "I0": [ "0" ],
            "I1": [ 534 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 535 ],
            "CO": [ 533 ],
            "I0": [ "0" ],
            "I1": [ 536 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 495 ],
            "O": [ 535 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 476 ],
            "O": [ 536 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 463 ],
            "O": [ 534 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 451 ],
            "O": [ 532 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 522 ],
            "I3": [ 464 ],
            "O": [ 528 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 528 ],
            "I3": [ 527 ],
            "O": [ 470 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 538 ],
            "I3": [ 539 ],
            "O": [ 454 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 476 ],
            "I2": [ 463 ],
            "I3": [ 451 ],
            "O": [ 537 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 449 ],
            "I3": [ 495 ],
            "O": [ 538 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 522 ],
            "I1": [ 494 ],
            "I2": [ 477 ],
            "I3": [ 464 ],
            "O": [ 539 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 540 ],
            "Q": [ 541 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 542 ],
            "Q": [ 543 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 544 ],
            "I3": [ 267 ],
            "O": [ 542 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 545 ],
            "Q": [ 546 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 547 ],
            "O": [ 545 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 548 ],
            "Q": [ 549 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 550 ],
            "I3": [ 267 ],
            "O": [ 548 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 551 ],
            "Q": [ 552 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 553 ],
            "O": [ 551 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 554 ],
            "Q": [ 555 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 556 ],
            "I3": [ 267 ],
            "O": [ 554 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 557 ],
            "Q": [ 558 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 559 ],
            "O": [ 557 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 560 ],
            "Q": [ 561 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 562 ],
            "I3": [ 267 ],
            "O": [ 560 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 563 ],
            "Q": [ 564 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 565 ],
            "O": [ 563 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 566 ],
            "Q": [ 567 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 568 ],
            "I3": [ 267 ],
            "O": [ 566 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 569 ],
            "I3": [ 267 ],
            "O": [ 540 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 570 ],
            "Q": [ 457 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 571 ],
            "Q": [ 572 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 439 ],
            "I3": [ 436 ],
            "O": [ 571 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 574 ],
            "Q": [ 575 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 576 ],
            "I3": [ 439 ],
            "O": [ 574 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 437 ],
            "I2": [ 440 ],
            "I3": [ 433 ],
            "O": [ 576 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 573 ],
            "Q": [ 577 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 570 ],
            "I3": [ 576 ],
            "O": [ 573 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 578 ],
            "Q": [ 579 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 437 ],
            "I3": [ 440 ],
            "O": [ 578 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 580 ],
            "Q": [ 581 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 582 ],
            "I3": [ 437 ],
            "O": [ 580 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 437 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 583 ],
            "Q": [ 584 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 435 ],
            "I3": [ 431 ],
            "O": [ 583 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 582 ],
            "Q": [ 585 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 570 ],
            "I3": [ 435 ],
            "O": [ 582 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 446 ],
            "I3": [ 447 ],
            "O": [ 435 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 446 ],
            "Q": [ 586 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 587 ],
            "I3": [ 424 ],
            "O": [ 570 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 441 ],
            "I2": [ 446 ],
            "I3": [ 426 ],
            "O": [ 587 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 588 ],
            "CO": [ 522 ],
            "I0": [ "0" ],
            "I1": [ 589 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 588 ],
            "O": [ 464 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 590 ],
            "I2": [ 591 ],
            "I3": [ 592 ],
            "O": [ 477 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 592 ],
            "CO": [ 588 ],
            "I0": [ 590 ],
            "I1": [ 591 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 584 ],
            "I3": [ 579 ],
            "O": [ 590 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 593 ],
            "I2": [ 575 ],
            "I3": [ 572 ],
            "O": [ 591 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 577 ],
            "I3": [ 581 ],
            "O": [ 494 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 581 ],
            "CO": [ 592 ],
            "I0": [ 594 ],
            "I1": [ 577 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 593 ],
            "I2": [ 575 ],
            "I3": [ 572 ],
            "O": [ 594 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 584 ],
            "I3": [ 579 ],
            "O": [ 593 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 584 ],
            "I3": [ 579 ],
            "O": [ 589 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 595 ],
            "Q": [ 569 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 457 ],
            "Q": [ 544 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 596 ],
            "Q": [ 547 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 572 ],
            "O": [ 596 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 597 ],
            "Q": [ 550 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 575 ],
            "O": [ 597 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 598 ],
            "Q": [ 553 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 577 ],
            "O": [ 598 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 599 ],
            "Q": [ 556 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 579 ],
            "O": [ 599 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 600 ],
            "Q": [ 559 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 581 ],
            "O": [ 600 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 601 ],
            "Q": [ 562 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 584 ],
            "O": [ 601 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 602 ],
            "Q": [ 565 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 585 ],
            "O": [ 602 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 603 ],
            "Q": [ 568 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 595 ],
            "I3": [ 586 ],
            "O": [ 603 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 470 ],
            "I2": [ 457 ],
            "I3": [ 454 ],
            "O": [ 595 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 604 ],
            "CO": [ 605 ],
            "I0": [ "0" ],
            "I1": [ 606 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 608 ],
            "I2": [ 609 ],
            "I3": [ 610 ],
            "O": [ 611 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 611 ],
            "I3": [ 605 ],
            "O": [ 612 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 604 ],
            "O": [ 610 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 613 ],
            "I2": [ 614 ],
            "I3": [ 615 ],
            "O": [ 607 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 604 ],
            "I0": [ 613 ],
            "I1": [ 614 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 618 ],
            "I3": [ 619 ],
            "O": [ 613 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 618 ],
            "O": [ 614 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 623 ],
            "I2": [ 624 ],
            "I3": [ 625 ],
            "O": [ 608 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 625 ],
            "CO": [ 615 ],
            "I0": [ 623 ],
            "I1": [ 624 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 622 ],
            "I2": [ 618 ],
            "I3": [ 621 ],
            "O": [ 623 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 616 ],
            "I3": [ 617 ],
            "O": [ 622 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 618 ],
            "I3": [ 619 ],
            "O": [ 606 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 619 ],
            "I2": [ 616 ],
            "I3": [ 617 ],
            "O": [ 626 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 627 ],
            "I2": [ 625 ],
            "I3": [ 618 ],
            "O": [ 628 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 629 ],
            "I2": [ 630 ],
            "I3": [ 624 ],
            "O": [ 627 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 609 ],
            "I3": [ 631 ],
            "O": [ 619 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.den_delayed_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:74.1-80.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 96 ],
            "Q": [ 266 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 632 ],
            "Q": [ 633 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 634 ],
            "Q": [ 635 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 636 ],
            "I1": [ 637 ],
            "I2": [ 638 ],
            "I3": [ 266 ],
            "O": [ 634 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 639 ],
            "I2": [ 640 ],
            "I3": [ 641 ],
            "O": [ 636 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 642 ],
            "I2": [ 643 ],
            "I3": [ 644 ],
            "O": [ 639 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 642 ],
            "I2": [ 645 ],
            "I3": [ 646 ],
            "O": [ 640 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 647 ],
            "I1": [ 648 ],
            "I2": [ 649 ],
            "I3": [ 650 ],
            "O": [ 637 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 642 ],
            "I2": [ 643 ],
            "I3": [ 651 ],
            "O": [ 647 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 651 ],
            "CO": [ 652 ],
            "I0": [ 642 ],
            "I1": [ 643 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 653 ],
            "I3": [ 654 ],
            "O": [ 643 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 655 ],
            "I2": [ 656 ],
            "I3": [ 657 ],
            "O": [ 648 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 657 ],
            "CO": [ 658 ],
            "I0": [ 655 ],
            "I1": [ 656 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 642 ],
            "I3": [ 645 ],
            "O": [ 655 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 659 ],
            "I2": [ 660 ],
            "I3": [ 661 ],
            "O": [ 656 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 662 ],
            "Q": [ 653 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 664 ],
            "I2": [ 638 ],
            "I3": [ 266 ],
            "O": [ 662 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 641 ],
            "O": [ 663 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 667 ],
            "I2": [ 668 ],
            "I3": [ 669 ],
            "O": [ 665 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 659 ],
            "I2": [ 670 ],
            "I3": [ 671 ],
            "O": [ 666 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 653 ],
            "I3": [ 654 ],
            "O": [ 659 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 671 ],
            "CO": [ 646 ],
            "I0": [ 659 ],
            "I1": [ 670 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 660 ],
            "I3": [ 661 ],
            "O": [ 670 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 673 ],
            "I2": [ 649 ],
            "I3": [ 650 ],
            "O": [ 664 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 667 ],
            "I2": [ 668 ],
            "I3": [ 674 ],
            "O": [ 672 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 674 ],
            "CO": [ 651 ],
            "I0": [ 667 ],
            "I1": [ 668 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 659 ],
            "O": [ 667 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 661 ],
            "I3": [ 660 ],
            "O": [ 668 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 675 ],
            "I2": [ 676 ],
            "I3": [ 677 ],
            "O": [ 673 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 657 ],
            "I0": [ 675 ],
            "I1": [ 676 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 660 ],
            "I2": [ 661 ],
            "I3": [ 659 ],
            "O": [ 675 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 678 ],
            "I2": [ 679 ],
            "I3": [ 680 ],
            "O": [ 676 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 681 ],
            "Q": [ 660 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 682 ],
            "I1": [ 683 ],
            "I2": [ 638 ],
            "I3": [ 266 ],
            "O": [ 681 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 684 ],
            "I1": [ 685 ],
            "I2": [ 686 ],
            "I3": [ 641 ],
            "O": [ 682 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 680 ],
            "I2": [ 687 ],
            "I3": [ "0" ],
            "O": [ 684 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 660 ],
            "I3": [ 661 ],
            "O": [ 680 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 671 ],
            "I0": [ 680 ],
            "I1": [ 687 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 646 ],
            "CO": [ 688 ],
            "I0": [ 642 ],
            "I1": [ 645 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 679 ],
            "I3": [ 678 ],
            "O": [ 687 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 689 ],
            "CO": [ 674 ],
            "I0": [ 685 ],
            "I1": [ 686 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 680 ],
            "O": [ 685 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 679 ],
            "I3": [ 678 ],
            "O": [ 686 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 690 ],
            "I1": [ 691 ],
            "I2": [ 649 ],
            "I3": [ 650 ],
            "O": [ 683 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 686 ],
            "I3": [ 689 ],
            "O": [ 690 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 692 ],
            "I2": [ 693 ],
            "I3": [ "0" ],
            "O": [ 691 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 677 ],
            "I0": [ 692 ],
            "I1": [ 693 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 679 ],
            "I2": [ 678 ],
            "I3": [ 680 ],
            "O": [ 692 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 694 ],
            "I3": [ 641 ],
            "O": [ 693 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 695 ],
            "Q": [ 679 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 696 ],
            "I1": [ 697 ],
            "I2": [ 638 ],
            "I3": [ 698 ],
            "O": [ 695 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 694 ],
            "I2": [ 641 ],
            "I3": [ 650 ],
            "O": [ 696 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 694 ],
            "I3": [ 641 ],
            "O": [ 697 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 689 ],
            "I0": [ 694 ],
            "I1": [ 641 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 679 ],
            "I3": [ 678 ],
            "O": [ 694 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 694 ],
            "I2": [ 638 ],
            "I3": [ 266 ],
            "O": [ 698 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 700 ],
            "I2": [ 638 ],
            "I3": [ 266 ],
            "O": [ 632 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 641 ],
            "O": [ 699 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 703 ],
            "I2": [ 704 ],
            "I3": [ 705 ],
            "O": [ 701 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 644 ],
            "CO": [ 705 ],
            "I0": [ 642 ],
            "I1": [ 643 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 669 ],
            "CO": [ 644 ],
            "I0": [ 667 ],
            "I1": [ 668 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 669 ],
            "I0": [ 685 ],
            "I1": [ 686 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 703 ],
            "I2": [ 706 ],
            "I3": [ 688 ],
            "O": [ 702 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 633 ],
            "O": [ 703 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 635 ],
            "I3": [ 707 ],
            "O": [ 706 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 708 ],
            "I1": [ 709 ],
            "I2": [ 649 ],
            "I3": [ 650 ],
            "O": [ 700 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 703 ],
            "I2": [ 704 ],
            "I3": [ 652 ],
            "O": [ 708 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 707 ],
            "I3": [ 635 ],
            "O": [ 704 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100100110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ 710 ],
            "I2": [ 645 ],
            "I3": [ 658 ],
            "O": [ 709 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 635 ],
            "I3": [ 707 ],
            "O": [ 642 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 633 ],
            "O": [ 710 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 653 ],
            "I3": [ 654 ],
            "O": [ 645 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 711 ],
            "I3": [ 712 ],
            "O": [ 649 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101001011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ "0" ],
            "I2": [ 703 ],
            "I3": [ 714 ],
            "O": [ 711 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 714 ],
            "CO": [ 713 ],
            "I0": [ "0" ],
            "I1": [ 703 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 715 ],
            "CO": [ 714 ],
            "I0": [ "0" ],
            "I1": [ 716 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 717 ],
            "CO": [ 715 ],
            "I0": [ "0" ],
            "I1": [ 718 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 719 ],
            "CO": [ 717 ],
            "I0": [ "0" ],
            "I1": [ 720 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 679 ],
            "O": [ 719 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 660 ],
            "O": [ 720 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 653 ],
            "O": [ 718 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 635 ],
            "O": [ 716 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 707 ],
            "I3": [ 654 ],
            "O": [ 712 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 711 ],
            "I3": [ 712 ],
            "O": [ 650 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 723 ],
            "O": [ 638 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 660 ],
            "I2": [ 653 ],
            "I3": [ 635 ],
            "O": [ 721 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 633 ],
            "I3": [ 679 ],
            "O": [ 722 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 678 ],
            "I2": [ 661 ],
            "I3": [ 654 ],
            "O": [ 723 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 724 ],
            "Q": [ 725 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 726 ],
            "Q": [ 727 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 728 ],
            "I3": [ 267 ],
            "O": [ 726 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 729 ],
            "Q": [ 730 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 731 ],
            "O": [ 729 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 732 ],
            "Q": [ 733 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 734 ],
            "I3": [ 267 ],
            "O": [ 732 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 735 ],
            "Q": [ 736 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 737 ],
            "O": [ 735 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 738 ],
            "Q": [ 739 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 267 ],
            "O": [ 738 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 741 ],
            "Q": [ 742 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 743 ],
            "O": [ 741 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 744 ],
            "Q": [ 745 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 746 ],
            "I3": [ 267 ],
            "O": [ 744 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 747 ],
            "Q": [ 748 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 749 ],
            "O": [ 747 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 750 ],
            "Q": [ 751 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 267 ],
            "I3": [ 752 ],
            "O": [ 750 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 753 ],
            "I3": [ 267 ],
            "O": [ 724 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 612 ],
            "Q": [ 641 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 754 ],
            "Q": [ 755 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 756 ],
            "I2": [ 612 ],
            "I3": [ 621 ],
            "O": [ 754 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 756 ],
            "Q": [ 757 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 625 ],
            "I2": [ 618 ],
            "I3": [ 624 ],
            "O": [ 756 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 759 ],
            "Q": [ 760 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 761 ],
            "I2": [ 625 ],
            "I3": [ 618 ],
            "O": [ 759 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 762 ],
            "Q": [ 763 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 758 ],
            "I3": [ 625 ],
            "O": [ 762 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 761 ],
            "Q": [ 764 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 758 ],
            "O": [ 761 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 620 ],
            "I3": [ 622 ],
            "O": [ 758 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 765 ],
            "Q": [ 766 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 620 ],
            "I3": [ 616 ],
            "O": [ 765 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 767 ],
            "Q": [ 768 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 620 ],
            "O": [ 767 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 609 ],
            "I3": [ 631 ],
            "O": [ 620 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 609 ],
            "Q": [ 769 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 770 ],
            "CO": [ 707 ],
            "I0": [ "0" ],
            "I1": [ 771 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 771 ],
            "I3": [ 770 ],
            "O": [ 654 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 773 ],
            "I3": [ 774 ],
            "O": [ 661 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 774 ],
            "CO": [ 770 ],
            "I0": [ 772 ],
            "I1": [ 773 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 768 ],
            "I2": [ 766 ],
            "I3": [ 763 ],
            "O": [ 772 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 775 ],
            "I2": [ 757 ],
            "I3": [ 755 ],
            "O": [ 773 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 760 ],
            "I3": [ 764 ],
            "O": [ 678 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 764 ],
            "CO": [ 774 ],
            "I0": [ 776 ],
            "I1": [ 760 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 775 ],
            "I2": [ 757 ],
            "I3": [ 755 ],
            "O": [ 776 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 768 ],
            "I2": [ 766 ],
            "I3": [ 763 ],
            "O": [ 775 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 768 ],
            "I2": [ 766 ],
            "I3": [ 763 ],
            "O": [ 771 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 777 ],
            "Q": [ 753 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 641 ],
            "Q": [ 728 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 778 ],
            "Q": [ 731 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 755 ],
            "O": [ 778 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 779 ],
            "Q": [ 734 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 757 ],
            "O": [ 779 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 780 ],
            "Q": [ 737 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 760 ],
            "O": [ 780 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 781 ],
            "Q": [ 740 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 763 ],
            "O": [ 781 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 782 ],
            "Q": [ 743 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 764 ],
            "O": [ 782 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 783 ],
            "Q": [ 746 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 766 ],
            "O": [ 783 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 784 ],
            "Q": [ 749 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 768 ],
            "O": [ 784 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 785 ],
            "Q": [ 752 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 769 ],
            "O": [ 785 ]
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 641 ],
            "I3": [ 638 ],
            "O": [ 777 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 786 ],
            "E": [ 787 ],
            "Q": [ 260 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 788 ],
            "E": [ 787 ],
            "Q": [ 263 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 789 ],
            "O": [ 788 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 790 ],
            "E": [ 787 ],
            "Q": [ 257 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 791 ],
            "O": [ 790 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 792 ],
            "E": [ 787 ],
            "Q": [ 264 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 264 ],
            "I3": [ 793 ],
            "O": [ 792 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 794 ],
            "E": [ 787 ],
            "Q": [ 256 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 256 ],
            "I3": [ 795 ],
            "O": [ 794 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 796 ],
            "E": [ 787 ],
            "Q": [ 255 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 255 ],
            "I3": [ 797 ],
            "O": [ 796 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 798 ],
            "E": [ 787 ],
            "Q": [ 265 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 265 ],
            "I3": [ 248 ],
            "O": [ 798 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 799 ],
            "E": [ 787 ],
            "Q": [ 248 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 248 ],
            "O": [ 799 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 260 ],
            "I3": [ 800 ],
            "O": [ 786 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 789 ],
            "CO": [ 800 ],
            "I0": [ "0" ],
            "I1": [ 263 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 791 ],
            "CO": [ 789 ],
            "I0": [ "0" ],
            "I1": [ 257 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 793 ],
            "CO": [ 791 ],
            "I0": [ "0" ],
            "I1": [ 264 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 795 ],
            "CO": [ 793 ],
            "I0": [ "0" ],
            "I1": [ 256 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 797 ],
            "CO": [ 795 ],
            "I0": [ "0" ],
            "I1": [ 255 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 797 ],
            "I0": [ "0" ],
            "I1": [ 265 ]
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 628 ],
            "I2": [ 445 ],
            "I3": [ 96 ],
            "O": [ 787 ]
          }
        },
        "inst_smoldvi_top.rst_n_bit_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:32.1-36.40|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 801 ],
            "Q": [ 802 ],
            "R": [ 192 ]
          }
        },
        "inst_smoldvi_top.rst_n_bit_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 802 ],
            "O": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 803 ],
            "D_OUT_1": [ 804 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 11 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_fall_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 805 ],
            "O": [ 806 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 806 ],
            "Q": [ 804 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_rise_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 807 ],
            "O": [ 803 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 807 ],
            "D_OUT_1": [ 808 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 7 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 809 ],
            "Q": [ 805 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 810 ],
            "I2": [ 811 ],
            "I3": [ 812 ],
            "O": [ 809 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 813 ],
            "I1": [ 814 ],
            "I2": [ 815 ],
            "I3": [ 816 ],
            "O": [ 810 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 817 ],
            "I2": [ 818 ],
            "I3": [ 819 ],
            "O": [ 811 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 805 ],
            "Q": [ 808 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 820 ],
            "Q": [ 807 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 821 ],
            "I3": [ 812 ],
            "O": [ 820 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 814 ],
            "I1": [ 818 ],
            "I2": [ 819 ],
            "I3": [ 816 ],
            "O": [ 821 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 814 ],
            "I1": [ 818 ],
            "I2": [ 815 ],
            "I3": [ 817 ],
            "O": [ 816 ]
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 818 ],
            "I1": [ 815 ],
            "I2": [ 819 ],
            "I3": [ 813 ],
            "O": [ 812 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.in_ptr_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:56.1-66.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 822 ],
            "Q": [ 823 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.in_ptr_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 823 ],
            "O": [ 822 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 824 ],
            "Q": [ 819 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 825 ],
            "Q": [ 818 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 826 ],
            "I1": [ "0" ],
            "I2": [ 818 ],
            "I3": [ 827 ],
            "O": [ 825 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 828 ],
            "Q": [ 815 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 826 ],
            "I1": [ "0" ],
            "I2": [ 815 ],
            "I3": [ 814 ],
            "O": [ 828 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 829 ],
            "Q": [ 814 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 814 ],
            "O": [ 829 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 826 ],
            "I1": [ "0" ],
            "I2": [ 819 ],
            "I3": [ 830 ],
            "O": [ 824 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 818 ],
            "I1": [ 815 ],
            "I2": [ 814 ],
            "I3": [ 819 ],
            "O": [ 826 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 827 ],
            "CO": [ 830 ],
            "I0": [ "0" ],
            "I1": [ 818 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 814 ],
            "CO": [ 827 ],
            "I0": [ "0" ],
            "I1": [ 815 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 831 ],
            "Q": [ 813 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 832 ],
            "Q": [ 817 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 817 ],
            "I3": [ 823 ],
            "O": [ 832 ]
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 823 ],
            "I3": [ 813 ],
            "O": [ 831 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 833 ],
            "D_OUT_1": [ 834 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 8 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_fall_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 835 ],
            "O": [ 836 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 836 ],
            "Q": [ 834 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_rise_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 837 ],
            "O": [ 833 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 837 ],
            "D_OUT_1": [ 838 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 4 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 839 ],
            "Q": [ 835 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 842 ],
            "I3": [ 843 ],
            "O": [ 839 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 845 ],
            "I2": [ 846 ],
            "I3": [ 847 ],
            "O": [ 841 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 849 ],
            "I2": [ 846 ],
            "I3": [ 850 ],
            "O": [ 847 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 851 ],
            "I1": [ 852 ],
            "I2": [ 840 ],
            "I3": [ 853 ],
            "O": [ 842 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 854 ],
            "I2": [ 855 ],
            "I3": [ 846 ],
            "O": [ 851 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 856 ],
            "I1": [ 857 ],
            "I2": [ 840 ],
            "I3": [ 846 ],
            "O": [ 852 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 858 ],
            "I1": [ 859 ],
            "I2": [ 840 ],
            "I3": [ 850 ],
            "O": [ 853 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 835 ],
            "Q": [ 838 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 860 ],
            "Q": [ 837 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 861 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 860 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 865 ],
            "I2": [ 843 ],
            "I3": [ 850 ],
            "O": [ 861 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 866 ],
            "I2": [ 867 ],
            "I3": [ 846 ],
            "O": [ 864 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 868 ],
            "I2": [ 869 ],
            "I3": [ 846 ],
            "O": [ 865 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 870 ],
            "I1": [ 871 ],
            "I2": [ 850 ],
            "I3": [ 843 ],
            "O": [ 862 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 872 ],
            "I2": [ 873 ],
            "I3": [ 846 ],
            "O": [ 870 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 874 ],
            "I2": [ 875 ],
            "I3": [ 846 ],
            "O": [ 871 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 876 ],
            "I1": [ 877 ],
            "I2": [ 850 ],
            "I3": [ 878 ],
            "O": [ 863 ]
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 846 ],
            "I2": [ 843 ],
            "I3": [ 840 ],
            "O": [ 878 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.in_ptr_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:56.1-66.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 879 ],
            "Q": [ 880 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.in_ptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 880 ],
            "O": [ 879 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 881 ],
            "Q": [ 840 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 882 ],
            "Q": [ 843 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ "0" ],
            "I2": [ 843 ],
            "I3": [ 884 ],
            "O": [ 882 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 885 ],
            "Q": [ 846 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 850 ],
            "O": [ 885 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 886 ],
            "Q": [ 850 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 850 ],
            "O": [ 886 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ "0" ],
            "I2": [ 840 ],
            "I3": [ 887 ],
            "O": [ 881 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 878 ],
            "I3": [ 850 ],
            "O": [ 883 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 884 ],
            "CO": [ 887 ],
            "I0": [ "0" ],
            "I1": [ 843 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 850 ],
            "CO": [ 884 ],
            "I0": [ "0" ],
            "I1": [ 846 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 361 ],
            "E": [ 880 ],
            "Q": [ 859 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 363 ],
            "E": [ 880 ],
            "Q": [ 877 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 361 ],
            "E": [ 879 ],
            "Q": [ 844 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 363 ],
            "E": [ 879 ],
            "Q": [ 872 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 366 ],
            "E": [ 879 ],
            "Q": [ 855 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 369 ],
            "E": [ 879 ],
            "Q": [ 869 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 372 ],
            "E": [ 879 ],
            "Q": [ 856 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 375 ],
            "E": [ 879 ],
            "Q": [ 867 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 378 ],
            "E": [ 879 ],
            "Q": [ 854 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 381 ],
            "E": [ 879 ],
            "Q": [ 868 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 384 ],
            "E": [ 879 ],
            "Q": [ 857 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 387 ],
            "E": [ 879 ],
            "Q": [ 866 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 366 ],
            "E": [ 880 ],
            "Q": [ 858 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 369 ],
            "E": [ 880 ],
            "Q": [ 876 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 372 ],
            "E": [ 880 ],
            "Q": [ 849 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 375 ],
            "E": [ 880 ],
            "Q": [ 875 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 378 ],
            "E": [ 880 ],
            "Q": [ 848 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 381 ],
            "E": [ 880 ],
            "Q": [ 873 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 384 ],
            "E": [ 880 ],
            "Q": [ 845 ]
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 387 ],
            "E": [ 880 ],
            "Q": [ 874 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 888 ],
            "D_OUT_1": [ 889 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 9 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_fall_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 890 ],
            "O": [ 891 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 891 ],
            "Q": [ 889 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_rise_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 892 ],
            "O": [ 888 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 892 ],
            "D_OUT_1": [ 893 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 5 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 894 ],
            "Q": [ 890 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 896 ],
            "I2": [ 897 ],
            "I3": [ 898 ],
            "O": [ 894 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 900 ],
            "I2": [ 901 ],
            "I3": [ 902 ],
            "O": [ 896 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 903 ],
            "I2": [ 904 ],
            "I3": [ 905 ],
            "O": [ 899 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 906 ],
            "I2": [ 907 ],
            "I3": [ 905 ],
            "O": [ 900 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 908 ],
            "I1": [ 909 ],
            "I2": [ 902 ],
            "I3": [ 901 ],
            "O": [ 897 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 910 ],
            "I2": [ 911 ],
            "I3": [ 905 ],
            "O": [ 908 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 912 ],
            "I2": [ 913 ],
            "I3": [ 905 ],
            "O": [ 909 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 915 ],
            "I2": [ 902 ],
            "I3": [ 916 ],
            "O": [ 898 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 905 ],
            "I2": [ 901 ],
            "I3": [ 895 ],
            "O": [ 916 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 890 ],
            "Q": [ 893 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 917 ],
            "Q": [ 892 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 918 ],
            "I2": [ 919 ],
            "I3": [ 920 ],
            "O": [ 917 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 922 ],
            "I2": [ 902 ],
            "I3": [ 901 ],
            "O": [ 918 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 924 ],
            "I3": [ 905 ],
            "O": [ 921 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 925 ],
            "I2": [ 926 ],
            "I3": [ 905 ],
            "O": [ 922 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 928 ],
            "I2": [ 901 ],
            "I3": [ 902 ],
            "O": [ 919 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 929 ],
            "I2": [ 930 ],
            "I3": [ 905 ],
            "O": [ 927 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 931 ],
            "I2": [ 932 ],
            "I3": [ 905 ],
            "O": [ 928 ]
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 933 ],
            "I1": [ 934 ],
            "I2": [ 902 ],
            "I3": [ 916 ],
            "O": [ 920 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.in_ptr_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:56.1-66.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 935 ],
            "Q": [ 936 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.in_ptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 936 ],
            "O": [ 935 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 937 ],
            "Q": [ 895 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 938 ],
            "Q": [ 901 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ "0" ],
            "I2": [ 901 ],
            "I3": [ 940 ],
            "O": [ 938 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 941 ],
            "Q": [ 905 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ "0" ],
            "I2": [ 905 ],
            "I3": [ 902 ],
            "O": [ 941 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 942 ],
            "Q": [ 902 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 902 ],
            "O": [ 942 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ "0" ],
            "I2": [ 895 ],
            "I3": [ 943 ],
            "O": [ 937 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 916 ],
            "I3": [ 902 ],
            "O": [ 939 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 940 ],
            "CO": [ 943 ],
            "I0": [ "0" ],
            "I1": [ 901 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 902 ],
            "CO": [ 940 ],
            "I0": [ "0" ],
            "I1": [ 905 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 541 ],
            "E": [ 936 ],
            "Q": [ 915 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 543 ],
            "E": [ 936 ],
            "Q": [ 934 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 541 ],
            "E": [ 935 ],
            "Q": [ 910 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 543 ],
            "E": [ 935 ],
            "Q": [ 925 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 546 ],
            "E": [ 935 ],
            "Q": [ 907 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 549 ],
            "E": [ 935 ],
            "Q": [ 930 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 552 ],
            "E": [ 935 ],
            "Q": [ 904 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 555 ],
            "E": [ 935 ],
            "Q": [ 924 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 558 ],
            "E": [ 935 ],
            "Q": [ 906 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 561 ],
            "E": [ 935 ],
            "Q": [ 929 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 564 ],
            "E": [ 935 ],
            "Q": [ 903 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 567 ],
            "E": [ 935 ],
            "Q": [ 923 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 546 ],
            "E": [ 936 ],
            "Q": [ 914 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 549 ],
            "E": [ 936 ],
            "Q": [ 933 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 552 ],
            "E": [ 936 ],
            "Q": [ 913 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 555 ],
            "E": [ 936 ],
            "Q": [ 932 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 558 ],
            "E": [ 936 ],
            "Q": [ 911 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 561 ],
            "E": [ 936 ],
            "Q": [ 926 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 564 ],
            "E": [ 936 ],
            "Q": [ 912 ]
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 567 ],
            "E": [ 936 ],
            "Q": [ 931 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 944 ],
            "D_OUT_1": [ 945 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 10 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_fall_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 946 ],
            "O": [ 947 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 947 ],
            "Q": [ 945 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_rise_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 948 ],
            "O": [ 944 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.buffer": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "010000",
            "PULLUP": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:48.3-54.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "OUTPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 948 ],
            "D_OUT_1": [ 949 ],
            "OUTPUT_CLK": [ 12 ],
            "PACKAGE_PIN": [ 6 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 950 ],
            "Q": [ 946 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 951 ],
            "I1": [ 952 ],
            "I2": [ 953 ],
            "I3": [ 954 ],
            "O": [ 950 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 956 ],
            "I2": [ 957 ],
            "I3": [ 958 ],
            "O": [ 952 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 959 ],
            "I2": [ 960 ],
            "I3": [ 961 ],
            "O": [ 955 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 963 ],
            "I3": [ 961 ],
            "O": [ 956 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 965 ],
            "I2": [ 958 ],
            "I3": [ 957 ],
            "O": [ 953 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 966 ],
            "I2": [ 967 ],
            "I3": [ 961 ],
            "O": [ 964 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 969 ],
            "I3": [ 961 ],
            "O": [ 965 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 971 ],
            "I2": [ 958 ],
            "I3": [ 972 ],
            "O": [ 954 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_r_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:35.1-39.22|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 946 ],
            "Q": [ 949 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 973 ],
            "Q": [ 948 ],
            "S": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 951 ],
            "I1": [ 974 ],
            "I2": [ 975 ],
            "I3": [ 976 ],
            "O": [ 973 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 977 ],
            "I1": [ 978 ],
            "I2": [ 958 ],
            "I3": [ 961 ],
            "O": [ 974 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 957 ],
            "O": [ 977 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 981 ],
            "I2": [ 982 ],
            "I3": [ 957 ],
            "O": [ 978 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 983 ],
            "I1": [ 984 ],
            "I2": [ 961 ],
            "I3": [ 958 ],
            "O": [ 975 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 985 ],
            "I2": [ 986 ],
            "I3": [ 957 ],
            "O": [ 983 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 987 ],
            "I2": [ 988 ],
            "I3": [ 957 ],
            "O": [ 984 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 958 ],
            "I3": [ 972 ],
            "O": [ 976 ]
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 957 ],
            "I3": [ 951 ],
            "O": [ 972 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.in_ptr_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:56.1-66.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:13.57-13.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 991 ],
            "Q": [ 992 ],
            "S": [ 97 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.in_ptr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 992 ],
            "O": [ 991 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 993 ],
            "Q": [ 951 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 994 ],
            "Q": [ 957 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ "0" ],
            "I2": [ 957 ],
            "I3": [ 996 ],
            "O": [ 994 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 997 ],
            "Q": [ 961 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ "0" ],
            "I2": [ 961 ],
            "I3": [ 958 ],
            "O": [ 997 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 998 ],
            "Q": [ 958 ],
            "R": [ 15 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 958 ],
            "O": [ 998 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ "0" ],
            "I2": [ 951 ],
            "I3": [ 999 ],
            "O": [ 993 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 972 ],
            "I3": [ 958 ],
            "O": [ 995 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 996 ],
            "CO": [ 999 ],
            "I0": [ "0" ],
            "I1": [ 957 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 958 ],
            "CO": [ 996 ],
            "I0": [ "0" ],
            "I1": [ 961 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 725 ],
            "E": [ 992 ],
            "Q": [ 971 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 727 ],
            "E": [ 992 ],
            "Q": [ 990 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 725 ],
            "E": [ 991 ],
            "Q": [ 968 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 727 ],
            "E": [ 991 ],
            "Q": [ 980 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 730 ],
            "E": [ 991 ],
            "Q": [ 960 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 733 ],
            "E": [ 991 ],
            "Q": [ 987 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 736 ],
            "E": [ 991 ],
            "Q": [ 967 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 739 ],
            "E": [ 991 ],
            "Q": [ 981 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 742 ],
            "E": [ 991 ],
            "Q": [ 959 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 745 ],
            "E": [ 991 ],
            "Q": [ 985 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 748 ],
            "E": [ 991 ],
            "Q": [ 966 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 751 ],
            "E": [ 991 ],
            "Q": [ 979 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 730 ],
            "E": [ 992 ],
            "Q": [ 970 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 733 ],
            "E": [ 992 ],
            "Q": [ 989 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 736 ],
            "E": [ 992 ],
            "Q": [ 963 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 739 ],
            "E": [ 992 ],
            "Q": [ 988 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 742 ],
            "E": [ 992 ],
            "Q": [ 969 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 745 ],
            "E": [ 992 ],
            "Q": [ 982 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 748 ],
            "E": [ 992 ],
            "Q": [ 962 ]
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 751 ],
            "E": [ 992 ],
            "Q": [ 986 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1000 ],
            "E": [ 96 ],
            "Q": [ 621 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ "0" ],
            "I2": [ 621 ],
            "I3": [ 1001 ],
            "O": [ 1000 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1002 ],
            "Q": [ 630 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1003 ],
            "Q": [ 629 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 629 ],
            "I3": [ 1004 ],
            "O": [ 1003 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1005 ],
            "Q": [ 624 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 624 ],
            "I3": [ 1006 ],
            "O": [ 1005 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1007 ],
            "Q": [ 618 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 618 ],
            "I3": [ 1008 ],
            "O": [ 1007 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1009 ],
            "Q": [ 625 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 625 ],
            "I3": [ 1010 ],
            "O": [ 1009 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1011 ],
            "Q": [ 617 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 617 ],
            "I3": [ 1012 ],
            "O": [ 1011 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1013 ],
            "Q": [ 616 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 616 ],
            "I3": [ 1014 ],
            "O": [ 1013 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1015 ],
            "Q": [ 631 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 631 ],
            "I3": [ 609 ],
            "O": [ 1015 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1016 ],
            "Q": [ 609 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 609 ],
            "I3": [ 96 ],
            "O": [ 1016 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 96 ],
            "I2": [ 630 ],
            "I3": [ 1017 ],
            "O": [ 1002 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1004 ],
            "CO": [ 1017 ],
            "I0": [ "0" ],
            "I1": [ 629 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1001 ],
            "CO": [ 1004 ],
            "I0": [ "0" ],
            "I1": [ 621 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1006 ],
            "CO": [ 1001 ],
            "I0": [ "0" ],
            "I1": [ 624 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1008 ],
            "CO": [ 1006 ],
            "I0": [ "0" ],
            "I1": [ 618 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1010 ],
            "CO": [ 1008 ],
            "I0": [ "0" ],
            "I1": [ 625 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1012 ],
            "CO": [ 1010 ],
            "I0": [ "0" ],
            "I1": [ 617 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1014 ],
            "CO": [ 1012 ],
            "I0": [ "0" ],
            "I1": [ 616 ]
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 609 ],
            "CO": [ 1014 ],
            "I0": [ "0" ],
            "I1": [ 631 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1018 ],
            "E": [ 1019 ],
            "Q": [ 444 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1020 ],
            "E": [ 1019 ],
            "Q": [ 436 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 436 ],
            "I3": [ 1021 ],
            "O": [ 1020 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1022 ],
            "E": [ 1019 ],
            "Q": [ 439 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 439 ],
            "I3": [ 1023 ],
            "O": [ 1022 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1024 ],
            "E": [ 1019 ],
            "Q": [ 433 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 433 ],
            "I3": [ 1025 ],
            "O": [ 1024 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1026 ],
            "E": [ 1019 ],
            "Q": [ 440 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 440 ],
            "I3": [ 1027 ],
            "O": [ 1026 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1028 ],
            "E": [ 1019 ],
            "Q": [ 432 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 432 ],
            "I3": [ 1029 ],
            "O": [ 1028 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1030 ],
            "E": [ 1019 ],
            "Q": [ 431 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 1031 ],
            "O": [ 1030 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1032 ],
            "E": [ 1019 ],
            "Q": [ 447 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 447 ],
            "I3": [ 446 ],
            "O": [ 1032 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:22.62-22.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1033 ],
            "E": [ 1019 ],
            "Q": [ 446 ],
            "R": [ 97 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 446 ],
            "O": [ 1033 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 1034 ],
            "O": [ 1018 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1021 ],
            "CO": [ 1034 ],
            "I0": [ "0" ],
            "I1": [ 436 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1023 ],
            "CO": [ 1021 ],
            "I0": [ "0" ],
            "I1": [ 439 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1025 ],
            "CO": [ 1023 ],
            "I0": [ "0" ],
            "I1": [ 433 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1027 ],
            "CO": [ 1025 ],
            "I0": [ "0" ],
            "I1": [ 440 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1029 ],
            "CO": [ 1027 ],
            "I0": [ "0" ],
            "I1": [ 432 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1031 ],
            "CO": [ 1029 ],
            "I0": [ "0" ],
            "I1": [ 431 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 1031 ],
            "I0": [ "0" ],
            "I1": [ 447 ]
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 628 ],
            "I3": [ 96 ],
            "O": [ 1019 ]
          }
        },
        "pll_bit.locked_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1035 ],
            "O": [ 1036 ]
          }
        },
        "pll_bit.pll_core.uut": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "1010011",
            "DIVQ": "011",
            "DIVR": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:22.12-26.2|../hdl/fpga/pll_12_126.v:47.4-53.4"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTCORE": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 1035 ],
            "PLLOUTCORE": [ 12 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ]
          }
        },
        "reset_sync_bit.delay_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:32.1-36.40|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ "1" ],
            "Q": [ 801 ],
            "R": [ 192 ]
          }
        },
        "reset_sync_pix.delay_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:32.1-36.40|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "1" ],
            "Q": [ 190 ],
            "R": [ 192 ]
          }
        },
        "rstgen.has_shifter.shift_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:39.2-45.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 1037 ],
            "Q": [ 1038 ],
            "R": [ 1036 ]
          }
        },
        "rstgen.has_shifter.shift_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:39.2-45.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ "1" ],
            "Q": [ 1037 ],
            "R": [ 1036 ]
          }
        },
        "rstgen.stage1_out_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:39.2-45.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.57-12.104"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 12 ],
            "D": [ 1038 ],
            "Q": [ 1039 ],
            "R": [ 1036 ]
          }
        },
        "rstgen.stage1_out_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1039 ],
            "O": [ 192 ]
          }
        }
      },
      "netnames": {
        "bit_pix_div": {
          "hide_name": 0,
          "bits": [ 13, 14, 18, 16, 17 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:51.29-51.40"
          }
        },
        "blink.blink": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:27.14-27.19"
          }
        },
        "blink.blink_r": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:34.5-34.12"
          }
        },
        "blink.blink_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "blink.blink_r_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "blink.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:26.13-26.16"
          }
        },
        "blink.ctr": {
          "hide_name": 0,
          "bits": [ 50, 31, 41, 29, 46, 42, 43, 33, 44, 37, 34, 45, 47, 30, 48, 49, 27, 39, 32, 35, 36, 40, 28 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:32.17-32.20"
          }
        },
        "blink.ctr_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "blink.ctr_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 50, 51, 69, 68, 67, 66, 65, 54, 52, 53, 64, 63, 62, 61, 60, 59, 58, 57, 55, 56, 70, 71 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:67.3-70.2|../hdl/libfpga/common/blinky.v:59.11-59.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "clk_bit": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:15.6-15.13"
          }
        },
        "clk_osc": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:2.33-2.40"
          }
        },
        "clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:14.6-14.13"
          }
        },
        "dvi_n": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:8.33-8.38"
          }
        },
        "dvi_p": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:7.33-7.38"
          }
        },
        "inst_smoldvi_top.clk_bit": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:8.20-8.27"
          }
        },
        "inst_smoldvi_top.clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:6.20-6.27"
          }
        },
        "inst_smoldvi_top.dvi.b": {
          "hide_name": 0,
          "bits": [ 248, 265, 255, 256, 264, 257, 263, 260 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:48.20-48.21"
          }
        },
        "inst_smoldvi_top.dvi.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:42.13-42.16"
          }
        },
        "inst_smoldvi_top.dvi.den": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:58.6-58.9"
          }
        },
        "inst_smoldvi_top.dvi.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:44.13-44.15"
          }
        },
        "inst_smoldvi_top.dvi.g": {
          "hide_name": 0,
          "bits": [ 446, 447, 431, 432, 440, 433, 439, 436 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:47.20-47.21"
          }
        },
        "inst_smoldvi_top.dvi.hsync": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:56.6-56.11"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:34.13-34.16"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:41.13-41.16"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.den_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:37.13-37.15"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr": {
          "hide_name": 0,
          "bits": [ 140, 138, 134, 130, 126, 122, 118, 114, 107, 105 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:56.19-56.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 140, 136, 132, 128, 124, 120, 116, 112, 143 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:75.12-75.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state": {
          "hide_name": 0,
          "bits": [ 156, 100, 146, 103 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.h_state_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:40.13-40.18"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:77.3-98.10|../hdl/libfpga/video/dvi_timing.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:480.13-480.25"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.hsync_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:58.5-58.30"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.in_active_vertical_period_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.rst_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:35.13-35.18"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.rst_n_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.100-12.102"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:59.5-59.14"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:61.1-100.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_advance_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr": {
          "hide_name": 0,
          "bits": [ 179, 188, 172, 171, 178, 180, 185, 186, 187 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:105.19-105.24"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 179, 216, 213, 210, 207, 204, 201, 221 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:120.12-120.24|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state": {
          "hide_name": 0,
          "bits": [ 231, 173, 224, 184 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.v_state_SB_DFFS_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:39.13-39.18"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:72.3-80.2|../hdl/libfpga/video/dvi_timing.v:108.1-144.4"
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.inst_dvi_timing.vsync_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.r": {
          "hide_name": 0,
          "bits": [ 609, 631, 616, 617, 625, 618, 624, 621 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:46.20-46.21"
          }
        },
        "inst_smoldvi_top.dvi.rgb_rdy": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:49.20-49.27"
          }
        },
        "inst_smoldvi_top.dvi.rst_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:43.13-43.18"
          }
        },
        "inst_smoldvi_top.dvi.tmds0": {
          "hide_name": 0,
          "bits": [ 387, 384, 381, 378, 375, 372, 369, 366, 363, 361 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:53.21-53.26"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c": {
          "hide_name": 0,
          "bits": [ 161, 233 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:22.20-22.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[0]": {
          "hide_name": 0,
          "bits": [ 240, 239 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.c_delayed[1]": {
          "hide_name": 0,
          "bits": [ 242, 241 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:19.20-19.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d": {
          "hide_name": 0,
          "bits": [ 248, 265, 255, 256, 264, 257, 263, 260 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:23.20-23.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count": {
          "hide_name": 0,
          "bits": [ 247, 246, 249, 244 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:35.12-35.19"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 264, 254, 243, 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.den": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:24.20-24.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.den_delayed": {
          "hide_name": 0,
          "bits": [ 266, 267 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:72.11-72.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance": {
          "hide_name": 0,
          "bits": [ 315, 296, 283, 271, 269 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:62.23-62.32"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 308, 286, 325 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 313, 293, 294 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 324, 306, 281, 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", 305, 280, 341 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 355, 353, 351, 350 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_d.accum": {
          "hide_name": 0,
          "bits": [ 247, 246, 249, 244 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_d.din": {
          "hide_name": 0,
          "bits": [ 248, 265, 255, 256, 264, 257, 263, 260 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_d.dout": {
          "hide_name": 0,
          "bits": [ 247, 246, 249, 244 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_d.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_q_m.accum": {
          "hide_name": 0,
          "bits": [ 314, 297, 284, 342 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_q_m.din": {
          "hide_name": 0,
          "bits": [ 405, 404, 402, 400, 399, 396, 393, 391 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_q_m.dout": {
          "hide_name": 0,
          "bits": [ 314, 297, 284, 342 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.popcount_q_m.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q": {
          "hide_name": 0,
          "bits": [ 387, 384, 381, 378, 375, 372, 369, 366, 363, 361 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:26.20-26.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m": {
          "hide_name": 0,
          "bits": [ 405, 404, 402, 400, 399, 396, 393, 391, 277 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:34.11-34.14"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count": {
          "hide_name": 0,
          "bits": [ 314, 297, 284, 342 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:63.12-63.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 399, 410, 406, 342 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_count_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv": {
          "hide_name": 0,
          "bits": [ 388, 385, 382, 379, 376, 373, 370, 367, 364, 389 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:82.11-82.18"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.q_m_inv_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds0_encoder.rst_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:100.13-107.2|../hdl/libfpga/video/tmds_encode.v:20.20-20.25"
          }
        },
        "inst_smoldvi_top.dvi.tmds1": {
          "hide_name": 0,
          "bits": [ 567, 564, 561, 558, 555, 552, 549, 546, 543, 541 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:52.21-52.26"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.c": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:22.20-22.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.c_delayed[0]": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.c_delayed[1]": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:19.20-19.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d": {
          "hide_name": 0,
          "bits": [ 446, 447, 431, 432, 440, 433, 439, 436 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:23.20-23.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count": {
          "hide_name": 0,
          "bits": [ 441, 430, 426, 424 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:35.12-35.19"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 440, 429, 423, 424 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.den": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:24.20-24.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.den_delayed": {
          "hide_name": 0,
          "bits": [ 266, 267 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:72.11-72.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance": {
          "hide_name": 0,
          "bits": [ 495, 476, 463, 451, 449 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:62.23-62.32"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 488, 466, 505 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 493, 473, 474 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 504, 486, 461, 462 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", 485, 460, 521 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 535, 533, 531, 530 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_d.accum": {
          "hide_name": 0,
          "bits": [ 441, 430, 426, 424 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_d.din": {
          "hide_name": 0,
          "bits": [ 446, 447, 431, 432, 440, 433, 439, 436 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_d.dout": {
          "hide_name": 0,
          "bits": [ 441, 430, 426, 424 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_d.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_q_m.accum": {
          "hide_name": 0,
          "bits": [ 494, 477, 464, 522 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_q_m.din": {
          "hide_name": 0,
          "bits": [ 586, 585, 584, 581, 579, 577, 575, 572 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_q_m.dout": {
          "hide_name": 0,
          "bits": [ 494, 477, 464, 522 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.popcount_q_m.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q": {
          "hide_name": 0,
          "bits": [ 567, 564, 561, 558, 555, 552, 549, 546, 543, 541 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:26.20-26.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m": {
          "hide_name": 0,
          "bits": [ 586, 585, 584, 581, 579, 577, 575, 572, 457 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:34.11-34.14"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count": {
          "hide_name": 0,
          "bits": [ 494, 477, 464, 522 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:63.12-63.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 581, 592, 588, 522 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv": {
          "hide_name": 0,
          "bits": [ 568, 565, 562, 559, 556, 553, 550, 547, 544, 569 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:82.11-82.18"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.q_m_inv_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds1_encoder.rst_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:91.13-98.2|../hdl/libfpga/video/tmds_encode.v:20.20-20.25"
          }
        },
        "inst_smoldvi_top.dvi.tmds2": {
          "hide_name": 0,
          "bits": [ 751, 748, 745, 742, 739, 736, 733, 730, 727, 725 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:51.21-51.26"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.c": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:22.20-22.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.c_delayed[0]": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.c_delayed[1]": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:113.11-113.20"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:19.20-19.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d": {
          "hide_name": 0,
          "bits": [ 609, 631, 616, 617, 625, 618, 624, 621 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:23.20-23.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count": {
          "hide_name": 0,
          "bits": [ 608, 607, 610, 605 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:35.12-35.19"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 625, 615, 604, 605 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.d_count_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.den": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:24.20-24.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.den_delayed": {
          "hide_name": 0,
          "bits": [ 266, 267 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:72.11-72.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance": {
          "hide_name": 0,
          "bits": [ 679, 660, 653, 635, 633 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:62.23-62.32"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 671, 646, 688 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", "0", 677, 657, 658 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 689, 674, 651, 652 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", "0", 669, 644, 705 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 719, 717, 715, 714 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_CI": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:95.16-95.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:42.21-42.23"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.imbalance_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_d.accum": {
          "hide_name": 0,
          "bits": [ 608, 607, 610, 605 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_d.din": {
          "hide_name": 0,
          "bits": [ 609, 631, 616, 617, 625, 618, 624, 621 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_d.dout": {
          "hide_name": 0,
          "bits": [ 608, 607, 610, 605 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_d.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:39.3-42.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_q_m.accum": {
          "hide_name": 0,
          "bits": [ 678, 661, 654, 707 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:30.17-30.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_q_m.din": {
          "hide_name": 0,
          "bits": [ 769, 768, 766, 764, 763, 760, 757, 755 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:22.26-22.29"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_q_m.dout": {
          "hide_name": 0,
          "bits": [ 678, 661, 654, 707 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:23.26-23.30"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.popcount_q_m.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:67.3-70.2|../hdl/libfpga/common/popcount.v:31.9-31.10"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q": {
          "hide_name": 0,
          "bits": [ 751, 748, 745, 742, 739, 736, 733, 730, 727, 725 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:26.20-26.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:116.1-134.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m": {
          "hide_name": 0,
          "bits": [ 769, 768, 766, 764, 763, 760, 757, 755, 641 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:34.11-34.14"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:44.1-52.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count": {
          "hide_name": 0,
          "bits": [ 678, 661, 654, 707 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:63.12-63.21"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 764, 774, 770, 707 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_count_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv": {
          "hide_name": 0,
          "bits": [ 752, 749, 746, 743, 740, 737, 734, 731, 728, 753 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:82.11-82.18"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.q_m_inv_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:84.1-108.4"
          }
        },
        "inst_smoldvi_top.dvi.tmds2_encoder.rst_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:82.13-89.2|../hdl/libfpga/video/tmds_encode.v:20.20-20.25"
          }
        },
        "inst_smoldvi_top.dvi.vsync": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:56.3-67.2|../hdl/libfpga/video/dvi_tx_parallel.v:57.6-57.11"
          }
        },
        "inst_smoldvi_top.dvi_n": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:13.20-13.25"
          }
        },
        "inst_smoldvi_top.dvi_p": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:12.20-12.25"
          }
        },
        "inst_smoldvi_top.frame_ctr": {
          "hide_name": 0,
          "bits": [ 248, 265, 255, 256, 264, 257, 263, 260 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:23.11-23.20"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_3_D": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_5_D": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_6_D": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_7_D": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 248, 797, 795, 793, 791, 789, 800 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:35.18-35.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.frame_ctr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.rgb_rdy": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:16.6-16.13"
          }
        },
        "inst_smoldvi_top.rst_n_bit": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:9.20-9.29"
          }
        },
        "inst_smoldvi_top.rst_n_bit_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.100-12.102"
          }
        },
        "inst_smoldvi_top.rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:7.20-7.29"
          }
        },
        "inst_smoldvi_top.ser_ck.clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:19.20-19.27"
          }
        },
        "inst_smoldvi_top.ser_ck.clk_x5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:21.20-21.26"
          }
        },
        "inst_smoldvi_top.ser_ck.d": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:24.20-24.21"
          }
        },
        "inst_smoldvi_top.ser_ck.data_x5": {
          "hide_name": 0,
          "bits": [ 807, 805 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:29.12-29.19"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_fall": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_fall_r": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.d_rise": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.q": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrn.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_fall_r": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_ck.ddrp.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.clk_in": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:37.25-37.31"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.clk_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:41.25-41.32"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.din": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:39.25-39.28"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.dout": {
          "hide_name": 0,
          "bits": [ 807, 805 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:43.42-43.46"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.in_ptr": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:54.38-54.44"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.in_ptr_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:102.2-115.5"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr": {
          "hide_name": 0,
          "bits": [ 814, 815, 818, 819 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:68.39-68.46"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 814, 827, 830 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.rst_n_in": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:38.25-38.33"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.rst_n_out": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:42.25-42.34"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 817, 817, 817, 817, 817, "0", "0", "0", "0", "0", 813, 813, 813, 813, 813 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:52.42-52.49"
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.gearbox_u.storage_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_ck.qn": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:26.20-26.22"
          }
        },
        "inst_smoldvi_top.ser_ck.qp": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:25.20-25.22"
          }
        },
        "inst_smoldvi_top.ser_ck.rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:20.20-20.29"
          }
        },
        "inst_smoldvi_top.ser_ck.rst_n_x5": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:102.16-111.2|../hdl/libfpga/video/dvi_serialiser.v:22.20-22.28"
          }
        },
        "inst_smoldvi_top.ser_d0.clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:19.20-19.27"
          }
        },
        "inst_smoldvi_top.ser_d0.clk_x5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:21.20-21.26"
          }
        },
        "inst_smoldvi_top.ser_d0.d": {
          "hide_name": 0,
          "bits": [ 387, 384, 381, 378, 375, 372, 369, 366, 363, 361 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:24.20-24.21"
          }
        },
        "inst_smoldvi_top.ser_d0.data_x5": {
          "hide_name": 0,
          "bits": [ 837, 835 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:29.12-29.19"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_fall": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_fall_r": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.d_rise": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrn.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_fall_r": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d0.ddrp.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.clk_in": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:37.25-37.31"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.clk_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:41.25-41.32"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.din": {
          "hide_name": 0,
          "bits": [ 387, 384, 381, 378, 375, 372, 369, 366, 363, 361 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:39.25-39.28"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.dout": {
          "hide_name": 0,
          "bits": [ 837, 835 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:43.42-43.46"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.in_ptr": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:54.38-54.44"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.in_ptr_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:102.2-115.5"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr": {
          "hide_name": 0,
          "bits": [ 850, 846, 843, 840 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:68.39-68.46"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 850, 884, 887 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.rst_n_in": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:38.25-38.33"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.rst_n_out": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:42.25-42.34"
          }
        },
        "inst_smoldvi_top.ser_d0.gearbox_u.storage": {
          "hide_name": 0,
          "bits": [ 866, 857, 868, 854, 867, 856, 869, 855, 872, 844, 874, 845, 873, 848, 875, 849, 876, 858, 877, 859 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:52.42-52.49"
          }
        },
        "inst_smoldvi_top.ser_d0.qn": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:26.20-26.22"
          }
        },
        "inst_smoldvi_top.ser_d0.qp": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:25.20-25.22"
          }
        },
        "inst_smoldvi_top.ser_d0.rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:20.20-20.29"
          }
        },
        "inst_smoldvi_top.ser_d0.rst_n_x5": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:69.16-78.2|../hdl/libfpga/video/dvi_serialiser.v:22.20-22.28"
          }
        },
        "inst_smoldvi_top.ser_d1.clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:19.20-19.27"
          }
        },
        "inst_smoldvi_top.ser_d1.clk_x5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:21.20-21.26"
          }
        },
        "inst_smoldvi_top.ser_d1.d": {
          "hide_name": 0,
          "bits": [ 567, 564, 561, 558, 555, 552, 549, 546, 543, 541 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:24.20-24.21"
          }
        },
        "inst_smoldvi_top.ser_d1.data_x5": {
          "hide_name": 0,
          "bits": [ 892, 890 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:29.12-29.19"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_fall": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_fall_r": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.d_rise": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrn.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_fall_r": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d1.ddrp.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.clk_in": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:37.25-37.31"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.clk_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:41.25-41.32"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.din": {
          "hide_name": 0,
          "bits": [ 567, 564, 561, 558, 555, 552, 549, 546, 543, 541 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:39.25-39.28"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.dout": {
          "hide_name": 0,
          "bits": [ 892, 890 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:43.42-43.46"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.in_ptr": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:54.38-54.44"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.in_ptr_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:102.2-115.5"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr": {
          "hide_name": 0,
          "bits": [ 902, 905, 901, 895 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:68.39-68.46"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 902, 940, 943 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.rst_n_in": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:38.25-38.33"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.rst_n_out": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:42.25-42.34"
          }
        },
        "inst_smoldvi_top.ser_d1.gearbox_u.storage": {
          "hide_name": 0,
          "bits": [ 923, 903, 929, 906, 924, 904, 930, 907, 925, 910, 931, 912, 926, 911, 932, 913, 933, 914, 934, 915 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:52.42-52.49"
          }
        },
        "inst_smoldvi_top.ser_d1.qn": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:26.20-26.22"
          }
        },
        "inst_smoldvi_top.ser_d1.qp": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:25.20-25.22"
          }
        },
        "inst_smoldvi_top.ser_d1.rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:20.20-20.29"
          }
        },
        "inst_smoldvi_top.ser_d1.rst_n_x5": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:80.16-89.2|../hdl/libfpga/video/dvi_serialiser.v:22.20-22.28"
          }
        },
        "inst_smoldvi_top.ser_d2.clk_pix": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:19.20-19.27"
          }
        },
        "inst_smoldvi_top.ser_d2.clk_x5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:21.20-21.26"
          }
        },
        "inst_smoldvi_top.ser_d2.d": {
          "hide_name": 0,
          "bits": [ 751, 748, 745, 742, 739, 736, 733, 730, 727, 725 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:24.20-24.21"
          }
        },
        "inst_smoldvi_top.ser_d2.data_x5": {
          "hide_name": 0,
          "bits": [ 948, 946 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:29.12-29.19"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_fall": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_fall_r": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.d_rise": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrn.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:55.9-63.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:23.13-23.16"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:27.13-27.19"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_fall_r": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:34.5-34.13"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:26.13-26.19"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:164.112-164.153|/usr/local/bin/../share/yosys/techmap.v:159.34-159.103"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.d_rise_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.e": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:28.13-28.14"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:29.13-29.14"
          }
        },
        "inst_smoldvi_top.ser_d2.ddrp.rst_n": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:45.9-53.2|../hdl/libfpga/common/ddr_out.v:24.13-24.18"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.clk_in": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:37.25-37.31"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.clk_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:41.25-41.32"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.din": {
          "hide_name": 0,
          "bits": [ 751, 748, 745, 742, 739, 736, 733, 730, 727, 725 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:39.25-39.28"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.dout": {
          "hide_name": 0,
          "bits": [ 948, 946 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:43.42-43.46"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.in_ptr": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:54.38-54.44"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.in_ptr_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:102.2-115.5"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr": {
          "hide_name": 0,
          "bits": [ 958, 961, 957, 951 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:68.39-68.46"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:70.1-81.4"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.out_ptr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 958, 996, 999 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:78.15-78.29|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.rst_n_in": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:38.25-38.33"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.rst_n_out": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:42.25-42.34"
          }
        },
        "inst_smoldvi_top.ser_d2.gearbox_u.storage": {
          "hide_name": 0,
          "bits": [ 979, 966, 985, 959, 981, 967, 987, 960, 980, 968, 986, 962, 982, 969, 988, 963, 989, 970, 990, 971 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:35.3-43.2|../hdl/libfpga/cdc/gearbox.v:52.42-52.49"
          }
        },
        "inst_smoldvi_top.ser_d2.qn": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:26.20-26.22"
          }
        },
        "inst_smoldvi_top.ser_d2.qp": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:25.20-25.22"
          }
        },
        "inst_smoldvi_top.ser_d2.rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:20.20-20.29"
          }
        },
        "inst_smoldvi_top.ser_d2.rst_n_x5": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:91.16-100.2|../hdl/libfpga/video/dvi_serialiser.v:22.20-22.28"
          }
        },
        "inst_smoldvi_top.tmds0": {
          "hide_name": 0,
          "bits": [ 387, 384, 381, 378, 375, 372, 369, 366, 363, 361 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:17.12-17.17"
          }
        },
        "inst_smoldvi_top.tmds1": {
          "hide_name": 0,
          "bits": [ 567, 564, 561, 558, 555, 552, 549, 546, 543, 541 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:18.12-18.17"
          }
        },
        "inst_smoldvi_top.tmds2": {
          "hide_name": 0,
          "bits": [ 751, 748, 745, 742, 739, 736, 733, 730, 727, 725 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:19.12-19.17"
          }
        },
        "inst_smoldvi_top.x_ctr": {
          "hide_name": 0,
          "bits": [ 609, 631, 616, 617, 625, 618, 624, 621, 629, 630 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:21.11-21.16"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:25.1-43.4"
          }
        },
        "inst_smoldvi_top.x_ctr_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 609, 1014, 1012, 1010, 1008, 1006, 1001, 1004, 1017 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:40.13-40.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.y_ctr": {
          "hide_name": 0,
          "bits": [ 446, 447, 431, 432, 440, 433, 439, 436, 444 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:22.11-22.16"
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 446, 1031, 1029, 1027, 1025, 1023, 1021, 1034 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:72.13-79.3|../hdl/smoldvi/smoldvi_top.v:37.14-37.26|/usr/local/bin/../share/yosys/ice40/arith_map.v:43.21-43.22"
          }
        },
        "inst_smoldvi_top.y_ctr_SB_DFFER_Q_E": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 3, "x" ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:4.33-4.36"
          }
        },
        "pll_bit.clock_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:22.12-26.2|../hdl/fpga/pll_12_126.v:5.9-5.17"
          }
        },
        "pll_bit.clock_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:22.12-26.2|../hdl/fpga/pll_12_126.v:6.9-6.18"
          }
        },
        "pll_bit.locked": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:22.12-26.2|../hdl/fpga/pll_12_126.v:7.9-7.15"
          }
        },
        "pll_lock": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:19.6-19.14"
          }
        },
        "reset_sync_bit.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:25.14-25.17"
          }
        },
        "reset_sync_bit.delay": {
          "hide_name": 0,
          "bits": [ 801, 802 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:30.38-30.43"
          }
        },
        "reset_sync_bit.rst_n_in": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:26.14-26.22"
          }
        },
        "reset_sync_bit.rst_n_out": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:27.14-27.23"
          }
        },
        "reset_sync_pix.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:25.14-25.17"
          }
        },
        "reset_sync_pix.delay": {
          "hide_name": 0,
          "bits": [ 190, 191 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:30.38-30.43"
          }
        },
        "reset_sync_pix.rst_n_in": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:26.14-26.22"
          }
        },
        "reset_sync_pix.rst_n_out": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:43.12-47.2|../hdl/libfpga/common/reset_sync.v:27.14-27.23"
          }
        },
        "rst_n_bit": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:18.7-18.16"
          }
        },
        "rst_n_osc": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:16.6-16.15"
          }
        },
        "rst_n_pix": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:17.6-17.15"
          }
        },
        "rstgen.clk": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:29.13-29.16"
          }
        },
        "rstgen.force_rst_n": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:30.13-30.24"
          }
        },
        "rstgen.has_shifter.shift": {
          "hide_name": 0,
          "bits": [ 1037, 1038, 1039 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:38.36-38.41"
          }
        },
        "rstgen.rst_n": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:31.14-31.19"
          }
        },
        "rstgen.stage1_out": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "keep": "1",
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:34.24-34.34"
          }
        },
        "rstgen.stage1_out_SB_DFFR_Q_R": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:31.3-35.2|../hdl/libfpga/common/fpga_reset.v:39.2-45.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.100-12.102"
          }
        },
        "rstgen.stage1_out_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "../hdl/fpga/smoldvi_fpga_icebreaker.v:37.12-41.2|../hdl/libfpga/common/reset_sync.v:32.1-36.40|/usr/local/bin/../share/yosys/ice40/cells_map.v:12.100-12.102"
          }
        }
      }
    }
  }
}
