Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 17 21:45:34 2017
| Host         : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Small_Program_Top_timing_summary_routed.rpt -rpx Small_Program_Top_timing_summary_routed.rpx
| Design       : Small_Program_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 34984 register/latch pins with no clock driven by root clock pin: clk_div0/clkout_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: clk_div1/clkout_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg1_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id0/reg2_o_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc0/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71440 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.223        0.000                      0                    2        0.390        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.223        0.000                      0                    2        0.390        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 clk_div0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.580ns (35.104%)  route 1.072ns (64.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.229    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clk_div0/temp_reg/Q
                         net (fo=1, routed)           0.498     6.183    clk_div0/temp
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clk_div0/clkout_i_1/O
                         net (fo=2, routed)           0.574     6.881    clk_div0/clkout_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  clk_div0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.505    14.928    clk_div0/clkin
    SLICE_X52Y97         FDRE                                         r  clk_div0/clkout_reg/C
                         clock pessimism              0.279    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.067    15.104    clk_div0/clkout_reg
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 clk_div0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.580ns (39.805%)  route 0.877ns (60.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.229    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clk_div0/temp_reg/Q
                         net (fo=1, routed)           0.498     6.183    clk_div0/temp
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clk_div0/clkout_i_1/O
                         net (fo=2, routed)           0.379     6.686    clk_div0/clkout_i_1_n_7
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.505    14.928    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)       -0.067    15.126    clk_div0/temp_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  8.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 clk_div0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div0/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.427%)  route 0.274ns (59.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.565     1.484    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_div0/temp_reg/Q
                         net (fo=1, routed)           0.158     1.783    clk_div0/temp
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  clk_div0/clkout_i_1/O
                         net (fo=2, routed)           0.116     1.944    clk_div0/clkout_i_1_n_7
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.835     2.000    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.070     1.554    clk_div0/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 clk_div0/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.346%)  route 0.340ns (64.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.565     1.484    clk_div0/clkin
    SLICE_X53Y97         FDRE                                         r  clk_div0/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_div0/temp_reg/Q
                         net (fo=1, routed)           0.158     1.783    clk_div0/temp
    SLICE_X53Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  clk_div0/clkout_i_1/O
                         net (fo=2, routed)           0.182     2.011    clk_div0/clkout_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  clk_div0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.835     2.000    clk_div0/clkin
    SLICE_X52Y97         FDRE                                         r  clk_div0/clkout_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070     1.567    clk_div0/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div0/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clk_div0/temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div0/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_div0/temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div0/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_div0/temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div0/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_div0/temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div0/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_div0/temp_reg/C



