<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/x86_64.rs`."><title>x86_64.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="kvm_rs" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../static.files/storage-3a5871a4.js"></script><script defer src="../../static.files/src-script-b8d3f215.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kvm_rs/</div>x86_64.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// SPDX-License-Identifier: MIT
<a href=#2 id=2 data-nosnippet>2</a>//
<a href=#3 id=3 data-nosnippet>3</a>// Copyright (c) 2021, Johannes Stoelp &lt;dev@memzero.de&gt;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a></span><span class="doccomment">//! `x86_64` flags and bitfields.
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">pub use </span>x86_64::<span class="kw-2">*</span>;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="attr">#[rustfmt::skip]
<a href=#10 id=10 data-nosnippet>10</a></span><span class="kw">mod </span>x86_64 {
<a href=#11 id=11 data-nosnippet>11</a>    <span class="comment">/* Rflags Register */
<a href=#12 id=12 data-nosnippet>12</a>
<a href=#13 id=13 data-nosnippet>13</a>    </span><span class="doccomment">/// Carry flag.
<a href=#14 id=14 data-nosnippet>14</a>    </span><span class="kw">pub const </span>RFLAGS_CF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#15 id=15 data-nosnippet>15</a>    <span class="doccomment">/// Parity flag.
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub const </span>RFLAGS_PF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#17 id=17 data-nosnippet>17</a>    <span class="doccomment">/// Adjust flag.
<a href=#18 id=18 data-nosnippet>18</a>    </span><span class="kw">pub const </span>RFLAGS_AF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#19 id=19 data-nosnippet>19</a>    <span class="doccomment">/// Zero flag.
<a href=#20 id=20 data-nosnippet>20</a>    </span><span class="kw">pub const </span>RFLAGS_ZF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<a href=#21 id=21 data-nosnippet>21</a>    <span class="doccomment">/// Sign flag.
<a href=#22 id=22 data-nosnippet>22</a>    </span><span class="kw">pub const </span>RFLAGS_SF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#23 id=23 data-nosnippet>23</a>    <span class="doccomment">/// Trap flag.
<a href=#24 id=24 data-nosnippet>24</a>    </span><span class="kw">pub const </span>RFLAGS_TF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<a href=#25 id=25 data-nosnippet>25</a>    <span class="doccomment">/// Sign flag.
<a href=#26 id=26 data-nosnippet>26</a>    </span><span class="kw">pub const </span>RFLAGS_IF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
<a href=#27 id=27 data-nosnippet>27</a>    <span class="doccomment">/// Direction flag.
<a href=#28 id=28 data-nosnippet>28</a>    </span><span class="kw">pub const </span>RFLAGS_DF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#29 id=29 data-nosnippet>29</a>    <span class="doccomment">/// Overflow flag.
<a href=#30 id=30 data-nosnippet>30</a>    </span><span class="kw">pub const </span>RFLAGS_OF: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// I/O privilege level.
<a href=#32 id=32 data-nosnippet>32</a>    </span><span class="kw">pub const </span>RFLAGS_IOPL: u64 = <span class="number">0b11 </span>&lt;&lt; <span class="number">12</span>;
<a href=#33 id=33 data-nosnippet>33</a>    <span class="doccomment">/// Alignment check.
<a href=#34 id=34 data-nosnippet>34</a>    </span><span class="kw">pub const </span>RFLAGS_AC: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#35 id=35 data-nosnippet>35</a>
<a href=#36 id=36 data-nosnippet>36</a>    <span class="kw">pub const fn </span>rflags_cf(r: u64) -&gt; u64   { (r &amp; RFLAGS_CF)   &gt;&gt; <span class="number">0 </span>}
<a href=#37 id=37 data-nosnippet>37</a>    <span class="kw">pub const fn </span>rflags_pf(r: u64) -&gt; u64   { (r &amp; RFLAGS_PF)   &gt;&gt; <span class="number">2 </span>}
<a href=#38 id=38 data-nosnippet>38</a>    <span class="kw">pub const fn </span>rflags_af(r: u64) -&gt; u64   { (r &amp; RFLAGS_AF)   &gt;&gt; <span class="number">4 </span>}
<a href=#39 id=39 data-nosnippet>39</a>    <span class="kw">pub const fn </span>rflags_zf(r: u64) -&gt; u64   { (r &amp; RFLAGS_ZF)   &gt;&gt; <span class="number">6 </span>}
<a href=#40 id=40 data-nosnippet>40</a>    <span class="kw">pub const fn </span>rflags_sf(r: u64) -&gt; u64   { (r &amp; RFLAGS_SF)   &gt;&gt; <span class="number">7 </span>}
<a href=#41 id=41 data-nosnippet>41</a>    <span class="kw">pub const fn </span>rflags_tf(r: u64) -&gt; u64   { (r &amp; RFLAGS_TF)   &gt;&gt; <span class="number">8 </span>}
<a href=#42 id=42 data-nosnippet>42</a>    <span class="kw">pub const fn </span>rflags_if(r: u64) -&gt; u64   { (r &amp; RFLAGS_IF)   &gt;&gt; <span class="number">9 </span>}
<a href=#43 id=43 data-nosnippet>43</a>    <span class="kw">pub const fn </span>rflags_df(r: u64) -&gt; u64   { (r &amp; RFLAGS_DF)   &gt;&gt; <span class="number">10 </span>}
<a href=#44 id=44 data-nosnippet>44</a>    <span class="kw">pub const fn </span>rflags_of(r: u64) -&gt; u64   { (r &amp; RFLAGS_OF)   &gt;&gt; <span class="number">11 </span>}
<a href=#45 id=45 data-nosnippet>45</a>    <span class="kw">pub const fn </span>rflags_iopl(r: u64) -&gt; u64 { (r &amp; RFLAGS_IOPL) &gt;&gt; <span class="number">12 </span>}
<a href=#46 id=46 data-nosnippet>46</a>    <span class="kw">pub const fn </span>rflags_ac(r: u64) -&gt; u64   { (r &amp; RFLAGS_AC)   &gt;&gt; <span class="number">18 </span>}
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a>    <span class="comment">/* Segment Selector */
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a>    </span><span class="doccomment">/// Requested privilege level.
<a href=#51 id=51 data-nosnippet>51</a>    ///
<a href=#52 id=52 data-nosnippet>52</a>    /// Privilege level of the segment selector, where `0` is the most privileged mode and `3` the
<a href=#53 id=53 data-nosnippet>53</a>    /// least.
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="kw">pub const </span>SEG_SELECTOR_RPL: u16 = <span class="number">0b11 </span>&lt;&lt; <span class="number">0</span>;
<a href=#55 id=55 data-nosnippet>55</a>    <span class="doccomment">/// Table indicator.
<a href=#56 id=56 data-nosnippet>56</a>    ///
<a href=#57 id=57 data-nosnippet>57</a>    /// | TI | Table |
<a href=#58 id=58 data-nosnippet>58</a>    /// |----|-------|
<a href=#59 id=59 data-nosnippet>59</a>    /// | 0  | GDT   |
<a href=#60 id=60 data-nosnippet>60</a>    /// | 1  | LDT   |
<a href=#61 id=61 data-nosnippet>61</a>    </span><span class="kw">pub const </span>SEG_SELECTOR_TI: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#62 id=62 data-nosnippet>62</a>    <span class="doccomment">/// Table index.
<a href=#63 id=63 data-nosnippet>63</a>    ///
<a href=#64 id=64 data-nosnippet>64</a>    /// Index into the `GDT` or `LDT` table to select the segment descriptor. `GDT.base + 8 * index`
<a href=#65 id=65 data-nosnippet>65</a>    /// gives the address of the segment descriptor (times `8` because every segment descriptor is `8
<a href=#66 id=66 data-nosnippet>66</a>    /// byte`).
<a href=#67 id=67 data-nosnippet>67</a>    </span><span class="kw">pub const </span>SEG_SELECTOR_INDEX: u16 = <span class="number">0x1fff </span>&lt;&lt; <span class="number">3</span>;
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a>    <span class="kw">pub const fn </span>seg_selector_rpl(s: u16) -&gt; u16   { (s &amp; SEG_SELECTOR_RPL)   &gt;&gt; <span class="number">0 </span>}
<a href=#70 id=70 data-nosnippet>70</a>    <span class="kw">pub const fn </span>seg_selector_ti(s: u16) -&gt; u16    { (s &amp; SEG_SELECTOR_TI)    &gt;&gt; <span class="number">2 </span>}
<a href=#71 id=71 data-nosnippet>71</a>    <span class="kw">pub const fn </span>seg_selector_index(s: u16) -&gt; u16 { (s &amp; SEG_SELECTOR_INDEX) &gt;&gt; <span class="number">3 </span>}
<a href=#72 id=72 data-nosnippet>72</a>
<a href=#73 id=73 data-nosnippet>73</a>    <span class="comment">/* Control Register CR0 (operation mode &amp; state of the processor) */
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a>    </span><span class="doccomment">/// Protection Enable.
<a href=#76 id=76 data-nosnippet>76</a>    ///
<a href=#77 id=77 data-nosnippet>77</a>    /// Enables `protected mode` when set and `real-address mode` when cleared. This enables
<a href=#78 id=78 data-nosnippet>78</a>    /// `segment-level protection` not paging.
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub const </span>CR0_PE: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#80 id=80 data-nosnippet>80</a>    <span class="doccomment">/// Monitor Coprocessor.
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">pub const </span>CR0_MP: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#82 id=82 data-nosnippet>82</a>    <span class="doccomment">/// Emulation.
<a href=#83 id=83 data-nosnippet>83</a>    ///
<a href=#84 id=84 data-nosnippet>84</a>    /// When set indicates the process does not have a FPU. FPU instructions will generate an exception
<a href=#85 id=85 data-nosnippet>85</a>    /// that software can emulate the instruction.
<a href=#86 id=86 data-nosnippet>86</a>    </span><span class="kw">pub const </span>CR0_EM: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#87 id=87 data-nosnippet>87</a>    <span class="doccomment">/// Task Switched.
<a href=#88 id=88 data-nosnippet>88</a>    </span><span class="kw">pub const </span>CR0_TS: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#89 id=89 data-nosnippet>89</a>    <span class="doccomment">/// Extension Type.
<a href=#90 id=90 data-nosnippet>90</a>    </span><span class="kw">pub const </span>CR0_ET: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#91 id=91 data-nosnippet>91</a>    <span class="doccomment">/// Numeric Error.
<a href=#92 id=92 data-nosnippet>92</a>    </span><span class="kw">pub const </span>CR0_NE: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#93 id=93 data-nosnippet>93</a>    <span class="doccomment">/// Write Protect.
<a href=#94 id=94 data-nosnippet>94</a>    ///
<a href=#95 id=95 data-nosnippet>95</a>    /// When set supervisor-level procedures can't write to read-only pages.
<a href=#96 id=96 data-nosnippet>96</a>    </span><span class="kw">pub const </span>CR0_WP: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
<a href=#97 id=97 data-nosnippet>97</a>    <span class="doccomment">/// Alignment Mask.
<a href=#98 id=98 data-nosnippet>98</a>    ///
<a href=#99 id=99 data-nosnippet>99</a>    /// Enables alignment check for `CPL=3`, check is only done if the [AC
<a href=#100 id=100 data-nosnippet>100</a>    /// bit](crate::x86_64::RFLAGS_AC) of the `rflags` register ist set.
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="kw">pub const </span>CR0_AM: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
<a href=#102 id=102 data-nosnippet>102</a>    <span class="doccomment">/// Not Write-Torugh.
<a href=#103 id=103 data-nosnippet>103</a>    </span><span class="kw">pub const </span>CR0_NW: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
<a href=#104 id=104 data-nosnippet>104</a>    <span class="doccomment">/// Cachine disable.
<a href=#105 id=105 data-nosnippet>105</a>    </span><span class="kw">pub const </span>CR0_CD: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
<a href=#106 id=106 data-nosnippet>106</a>    <span class="doccomment">/// Paging.
<a href=#107 id=107 data-nosnippet>107</a>    ///
<a href=#108 id=108 data-nosnippet>108</a>    /// Enables paging when set, requires [CR0_PE](crate::x86_64::CR0_PE) to be set as well.
<a href=#109 id=109 data-nosnippet>109</a>    </span><span class="kw">pub const </span>CR0_PG: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a>    <span class="comment">/* Control Register CR3 (paging information)
<a href=#112 id=112 data-nosnippet>112</a>     *
<a href=#113 id=113 data-nosnippet>113</a>     * Holds the physical base address of the first paging structure. The 12 lower bytes of the base
<a href=#114 id=114 data-nosnippet>114</a>     * address are assumed to be 0 and hence the first paging structure must be aligned to a 4K
<a href=#115 id=115 data-nosnippet>115</a>     * boundary.
<a href=#116 id=116 data-nosnippet>116</a>     */
<a href=#117 id=117 data-nosnippet>117</a>
<a href=#118 id=118 data-nosnippet>118</a>    </span><span class="doccomment">/// Mask for physical base address of paging structure.
<a href=#119 id=119 data-nosnippet>119</a>    </span><span class="kw">pub const </span>CR3_PAGE_BASE_MASK: u64 = <span class="number">0xffff_ffff_ffff_0000</span>;
<a href=#120 id=120 data-nosnippet>120</a>
<a href=#121 id=121 data-nosnippet>121</a>    <span class="doccomment">/// Page-level Write-Through.
<a href=#122 id=122 data-nosnippet>122</a>    </span><span class="kw">pub const </span>CR3_PWT: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#123 id=123 data-nosnippet>123</a>    <span class="doccomment">/// Page-level Cache Disable.
<a href=#124 id=124 data-nosnippet>124</a>    </span><span class="kw">pub const </span>CR3_PCD: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#125 id=125 data-nosnippet>125</a>
<a href=#126 id=126 data-nosnippet>126</a>    <span class="comment">/* Control Register CR4 (flags for arch extenstions processor capabilities) */
<a href=#127 id=127 data-nosnippet>127</a>
<a href=#128 id=128 data-nosnippet>128</a>    </span><span class="doccomment">/// Physical Address Extenstion.
<a href=#129 id=129 data-nosnippet>129</a>    ///
<a href=#130 id=130 data-nosnippet>130</a>    /// When set enables paging to produce physicall addresses with more than 32 bits. Required before
<a href=#131 id=131 data-nosnippet>131</a>    /// entering `long mode`.
<a href=#132 id=132 data-nosnippet>132</a>    </span><span class="kw">pub const </span>CR4_PAE: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#133 id=133 data-nosnippet>133</a>    <span class="doccomment">/// 57-bit Linear Addresses.
<a href=#134 id=134 data-nosnippet>134</a>    ///
<a href=#135 id=135 data-nosnippet>135</a>    /// When set in `long mode` enables `5-level` paging to translate `57-bit` linear addresses. When
<a href=#136 id=136 data-nosnippet>136</a>    /// cleared use `4-level` paging to translate `48-bit` linear addresses.
<a href=#137 id=137 data-nosnippet>137</a>    </span><span class="kw">pub const </span>CR4_LA57: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#138 id=138 data-nosnippet>138</a>
<a href=#139 id=139 data-nosnippet>139</a>    <span class="comment">/* Extended Feature Enable Register (EFER) */
<a href=#140 id=140 data-nosnippet>140</a>
<a href=#141 id=141 data-nosnippet>141</a>    </span><span class="doccomment">/// Extended Feature Enable Register MSR number.
<a href=#142 id=142 data-nosnippet>142</a>    ///
<a href=#143 id=143 data-nosnippet>143</a>    /// MSR number used with the [`rdmsr`][msr] and [`wrmsr`][msr] instructions to read/write the
<a href=#144 id=144 data-nosnippet>144</a>    /// `EFER` model specific register.
<a href=#145 id=145 data-nosnippet>145</a>    ///
<a href=#146 id=146 data-nosnippet>146</a>    /// [msr]: https://johannst.github.io/notes/arch/x86_64.html#model-specific-register-msr
<a href=#147 id=147 data-nosnippet>147</a>    </span><span class="kw">pub const </span>MSR_EFER: u64 = <span class="number">0xc000_0080</span>;
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a>    <span class="doccomment">/// Long Mode Enable.
<a href=#150 id=150 data-nosnippet>150</a>    ///
<a href=#151 id=151 data-nosnippet>151</a>    /// When set enables long mode operations.
<a href=#152 id=152 data-nosnippet>152</a>    </span><span class="kw">pub const </span>EFER_LME: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<a href=#153 id=153 data-nosnippet>153</a>    <span class="doccomment">/// Long Mode Active (readonly).
<a href=#154 id=154 data-nosnippet>154</a>    ///
<a href=#155 id=155 data-nosnippet>155</a>    /// When set indicates long mode is active.
<a href=#156 id=156 data-nosnippet>156</a>    </span><span class="kw">pub const </span>EFER_LMA: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
<a href=#157 id=157 data-nosnippet>157</a>
<a href=#158 id=158 data-nosnippet>158</a>    <span class="comment">/* Paging */
<a href=#159 id=159 data-nosnippet>159</a>
<a href=#160 id=160 data-nosnippet>160</a>    </span><span class="doccomment">/// Page entry present.
<a href=#161 id=161 data-nosnippet>161</a>    </span><span class="kw">pub const </span>PAGE_ENTRY_PRESENT: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#162 id=162 data-nosnippet>162</a>    <span class="doccomment">/// Page region read/write.
<a href=#163 id=163 data-nosnippet>163</a>    ///
<a href=#164 id=164 data-nosnippet>164</a>    /// If set, region reference by paging entry is writeable.
<a href=#165 id=165 data-nosnippet>165</a>    </span><span class="kw">pub const </span>PAGE_ENTRY_RW: u64 = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#166 id=166 data-nosnippet>166</a>}</code></pre></div></section></main></body></html>