
*** Running vivado
    with args -log hecatia_dist_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hecatia_dist_mem.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source hecatia_dist_mem.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hecatia_dist_mem
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5f1a3eac2bdeee8f to dir: D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.cache/ip/2023.1/5/f/5f1a3eac2bdeee8f/hecatia_dist_mem.dcp to D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1/hecatia_dist_mem.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.cache/ip/2023.1/5/f/5f1a3eac2bdeee8f/hecatia_dist_mem_sim_netlist.v to D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1/hecatia_dist_mem_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.cache/ip/2023.1/5/f/5f1a3eac2bdeee8f/hecatia_dist_mem_sim_netlist.vhdl to D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1/hecatia_dist_mem_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.cache/ip/2023.1/5/f/5f1a3eac2bdeee8f/hecatia_dist_mem_stub.v to D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1/hecatia_dist_mem_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.cache/ip/2023.1/5/f/5f1a3eac2bdeee8f/hecatia_dist_mem_stub.vhdl to D:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/hecatia_dist_mem_synth_1/hecatia_dist_mem_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP hecatia_dist_mem, cache-ID = 5f1a3eac2bdeee8f.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 23:22:00 2024...
