_svd: ../svd/stm32f411.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3

"I2S*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0383
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0383
  CR:
    _modify:
      CR:
        name: RESET

# Add missing reset bit for SPI 4 (enable bits are present)
RCC:
  APB2RSTR:
    _add:
      SPI4RST:
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/rcc_spi5.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/adc/adc_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim_gp1.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/tim/tim2_32bit.yaml
 - ../peripherals/iwdg/iwdg.yaml
