// Seed: 394259129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_2 = id_1;
  genvar id_6;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1
  );
  assign id_1 = id_1 == id_6;
  wire id_7;
  assign id_5 = id_7;
endmodule
