<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="232" />
   <clocksource preferredWidth="230" />
   <frequency preferredWidth="214" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols/Ethernet,Library/Bridges,Library/Interface Protocols,Library/Interface Protocols/Ethernet/Submodules,Library/Peripherals,Library/Peripherals/Microcontroller Peripherals,Library/Bridges/Streaming,Project,Library" />
 <window width="1388" height="882" x="271" y="57" />
 <hdlexample language="VERILOG" />
 <generation
   path="/home/vagrant/projects/color3/bringup/models/_PROJECT_NAME_"
   simulation="VERILOG" />
</preferences>
