$date
	Fri Aug 07 23:04:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y1 $end
$var reg 1 " inA1 $end
$var reg 1 # inB1 $end
$var reg 1 $ inC1 $end
$scope module E1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! Y1 $end
$var wire 1 % out01 $end
$var wire 1 & out02 $end
$var wire 1 ' out03 $end
$var wire 1 ( outAN $end
$var wire 1 ) outBN $end
$var wire 1 * outCN $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
0'
0&
1%
0$
0#
0"
1!
$end
#1
0!
0%
0*
1$
#2
1!
1%
1*
0)
0$
1#
#3
0!
0%
0*
1$
#4
1!
1'
1*
1)
0(
0$
0#
1"
#5
0*
1&
1$
#6
0!
0'
1*
0&
0)
0$
1#
#7
1!
0*
1&
1$
#10
