$date
	Sun Oct 23 05:26:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#516862
b1111 &
b1111 %
1$
b1111 !
1"
#516863
0"
#516866
b101110 &
b101110 %
#516870
b10111 &
b10111 %
#516874
b1000110 &
b1000110 %
#516878
b100011 &
b100011 %
#516882
b1101010 &
b1101010 %
#516886
b110101 &
b110101 %
#516890
b10100000 &
b10100000 %
#516894
b1010000 &
b1010000 %
#516898
b101000 &
b101000 %
#516902
b10100 &
b10100 %
#516906
b1010 &
b1010 %
#516910
b101 &
b101 %
#516914
b10000 &
b10000 %
#516918
b1000 &
b1000 %
#516922
b100 &
b100 %
#516926
b10 &
b10 %
#516930
b1 &
b1 %
1#
#516934
b0 &
0#
b0 %
0$
#1517796
b1011 !
1"
#1517798
b1011 &
b1011 %
1$
#1517799
0"
#1517802
b100010 &
b100010 %
#1517806
b10001 &
b10001 %
#1517810
b110100 &
b110100 %
#1517814
b11010 &
b11010 %
#1517818
b1101 &
b1101 %
#1517822
b101000 &
b101000 %
#1517826
b10100 &
b10100 %
#1517830
b1010 &
b1010 %
#1517834
b101 &
b101 %
#1517838
b10000 &
b10000 %
#1517842
b1000 &
b1000 %
#1517846
b100 &
b100 %
#1517850
b10 &
b10 %
#1517854
b1 &
1#
b1 %
#1517858
b0 &
b0 %
0#
0$
#2516796
b100 !
1"
#2516798
b100 &
b100 %
1$
#2516799
0"
#2516802
b10 &
b10 %
#2516806
b1 &
1#
b1 %
#2516810
b0 &
b0 %
0#
0$
#4500012
