
M09A02_BasicTimer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001930  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001abc  08001abc  00011abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001afc  08001afc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001afc  08001afc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001afc  08001afc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001afc  08001afc  00011afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b00  08001b00  00011b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08001b10  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001b10  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d97  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017e5  00000000  00000000  00029dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002b5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a08  00000000  00000000  0002c098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f8b0  00000000  00000000  0002caa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd15  00000000  00000000  0004c350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c20ad  00000000  00000000  00058065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011a112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c4c  00000000  00000000  0011a164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001aa4 	.word	0x08001aa4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08001aa4 	.word	0x08001aa4

080001cc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b086      	sub	sp, #24
 80001d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
 80001de:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001e0:	4b10      	ldr	r3, [pc, #64]	; (8000224 <MX_GPIO_Init+0x58>)
 80001e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001e4:	4a0f      	ldr	r2, [pc, #60]	; (8000224 <MX_GPIO_Init+0x58>)
 80001e6:	f043 0302 	orr.w	r3, r3, #2
 80001ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80001ec:	4b0d      	ldr	r3, [pc, #52]	; (8000224 <MX_GPIO_Init+0x58>)
 80001ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001f0:	f003 0302 	and.w	r3, r3, #2
 80001f4:	603b      	str	r3, [r7, #0]
 80001f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2108      	movs	r1, #8
 80001fc:	480a      	ldr	r0, [pc, #40]	; (8000228 <MX_GPIO_Init+0x5c>)
 80001fe:	f000 fc21 	bl	8000a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000202:	2308      	movs	r3, #8
 8000204:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000206:	2301      	movs	r3, #1
 8000208:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800020e:	2300      	movs	r3, #0
 8000210:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	4619      	mov	r1, r3
 8000216:	4804      	ldr	r0, [pc, #16]	; (8000228 <MX_GPIO_Init+0x5c>)
 8000218:	f000 faaa 	bl	8000770 <HAL_GPIO_Init>

}
 800021c:	bf00      	nop
 800021e:	3718      	adds	r7, #24
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40021000 	.word	0x40021000
 8000228:	48000400 	.word	0x48000400

0800022c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000230:	f000 f943 	bl	80004ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000234:	f000 f818 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000238:	f7ff ffc8 	bl	80001cc <MX_GPIO_Init>
  MX_TIM6_Init();
 800023c:	f000 f8be 	bl	80003bc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8000240:	4806      	ldr	r0, [pc, #24]	; (800025c <main+0x30>)
 8000242:	f001 faed 	bl	8001820 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(TIM6->ARR == TIM6->CNT){
 8000246:	4b06      	ldr	r3, [pc, #24]	; (8000260 <main+0x34>)
 8000248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800024a:	4b05      	ldr	r3, [pc, #20]	; (8000260 <main+0x34>)
 800024c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800024e:	429a      	cmp	r2, r3
 8000250:	d1f9      	bne.n	8000246 <main+0x1a>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8000252:	2108      	movs	r1, #8
 8000254:	4803      	ldr	r0, [pc, #12]	; (8000264 <main+0x38>)
 8000256:	f000 fc0d 	bl	8000a74 <HAL_GPIO_TogglePin>
	  if(TIM6->ARR == TIM6->CNT){
 800025a:	e7f4      	b.n	8000246 <main+0x1a>
 800025c:	20000028 	.word	0x20000028
 8000260:	40001000 	.word	0x40001000
 8000264:	48000400 	.word	0x48000400

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b096      	sub	sp, #88	; 0x58
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	f107 0314 	add.w	r3, r7, #20
 8000272:	2244      	movs	r2, #68	; 0x44
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f001 fc0c 	bl	8001a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027c:	463b      	mov	r3, r7
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]
 8000284:	609a      	str	r2, [r3, #8]
 8000286:	60da      	str	r2, [r3, #12]
 8000288:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800028a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800028e:	f000 fc19 	bl	8000ac4 <HAL_PWREx_ControlVoltageScaling>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000298:	f000 f82b 	bl	80002f2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029c:	2302      	movs	r3, #2
 800029e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002a4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	2310      	movs	r3, #16
 80002a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	f107 0314 	add.w	r3, r7, #20
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fc5c 	bl	8000b70 <HAL_RCC_OscConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80002be:	f000 f818 	bl	80002f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	230f      	movs	r3, #15
 80002c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c6:	2301      	movs	r3, #1
 80002c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	463b      	mov	r3, r7
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 f85c 	bl	8001398 <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002e6:	f000 f804 	bl	80002f2 <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3758      	adds	r7, #88	; 0x58
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}

080002f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f2:	b480      	push	{r7}
 80002f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002f6:	b672      	cpsid	i
}
 80002f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002fa:	e7fe      	b.n	80002fa <Error_Handler+0x8>

080002fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000302:	4b0f      	ldr	r3, [pc, #60]	; (8000340 <HAL_MspInit+0x44>)
 8000304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000306:	4a0e      	ldr	r2, [pc, #56]	; (8000340 <HAL_MspInit+0x44>)
 8000308:	f043 0301 	orr.w	r3, r3, #1
 800030c:	6613      	str	r3, [r2, #96]	; 0x60
 800030e:	4b0c      	ldr	r3, [pc, #48]	; (8000340 <HAL_MspInit+0x44>)
 8000310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000312:	f003 0301 	and.w	r3, r3, #1
 8000316:	607b      	str	r3, [r7, #4]
 8000318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800031a:	4b09      	ldr	r3, [pc, #36]	; (8000340 <HAL_MspInit+0x44>)
 800031c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800031e:	4a08      	ldr	r2, [pc, #32]	; (8000340 <HAL_MspInit+0x44>)
 8000320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000324:	6593      	str	r3, [r2, #88]	; 0x58
 8000326:	4b06      	ldr	r3, [pc, #24]	; (8000340 <HAL_MspInit+0x44>)
 8000328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800032a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800032e:	603b      	str	r3, [r7, #0]
 8000330:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000332:	bf00      	nop
 8000334:	370c      	adds	r7, #12
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40021000 	.word	0x40021000

08000344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000348:	e7fe      	b.n	8000348 <NMI_Handler+0x4>

0800034a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800034e:	e7fe      	b.n	800034e <HardFault_Handler+0x4>

08000350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000354:	e7fe      	b.n	8000354 <MemManage_Handler+0x4>

08000356 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000356:	b480      	push	{r7}
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800035a:	e7fe      	b.n	800035a <BusFault_Handler+0x4>

0800035c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000360:	e7fe      	b.n	8000360 <UsageFault_Handler+0x4>

08000362 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000362:	b480      	push	{r7}
 8000364:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000366:	bf00      	nop
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr

08000370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr

0800037e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800037e:	b480      	push	{r7}
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000382:	bf00      	nop
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr

0800038c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000390:	f000 f8e8 	bl	8000564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000394:	bf00      	nop
 8000396:	bd80      	pop	{r7, pc}

08000398 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800039c:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <SystemInit+0x20>)
 800039e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003a2:	4a05      	ldr	r2, [pc, #20]	; (80003b8 <SystemInit+0x20>)
 80003a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80003ac:	bf00      	nop
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	e000ed00 	.word	0xe000ed00

080003bc <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	2200      	movs	r2, #0
 80003c6:	601a      	str	r2, [r3, #0]
 80003c8:	605a      	str	r2, [r3, #4]
 80003ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <MX_TIM6_Init+0x64>)
 80003ce:	4a15      	ldr	r2, [pc, #84]	; (8000424 <MX_TIM6_Init+0x68>)
 80003d0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <MX_TIM6_Init+0x64>)
 80003d4:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80003d8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003da:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_TIM6_Init+0x64>)
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250-1;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <MX_TIM6_Init+0x64>)
 80003e2:	22f9      	movs	r2, #249	; 0xf9
 80003e4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_TIM6_Init+0x64>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80003ec:	480c      	ldr	r0, [pc, #48]	; (8000420 <MX_TIM6_Init+0x64>)
 80003ee:	f001 f9bf 	bl	8001770 <HAL_TIM_Base_Init>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80003f8:	f7ff ff7b 	bl	80002f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003fc:	2300      	movs	r3, #0
 80003fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000400:	2300      	movs	r3, #0
 8000402:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	4619      	mov	r1, r3
 8000408:	4805      	ldr	r0, [pc, #20]	; (8000420 <MX_TIM6_Init+0x64>)
 800040a:	f001 fab9 	bl	8001980 <HAL_TIMEx_MasterConfigSynchronization>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000414:	f7ff ff6d 	bl	80002f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000418:	bf00      	nop
 800041a:	3710      	adds	r7, #16
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	20000028 	.word	0x20000028
 8000424:	40001000 	.word	0x40001000

08000428 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000428:	b480      	push	{r7}
 800042a:	b085      	sub	sp, #20
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a0a      	ldr	r2, [pc, #40]	; (8000460 <HAL_TIM_Base_MspInit+0x38>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d10b      	bne.n	8000452 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800043a:	4b0a      	ldr	r3, [pc, #40]	; (8000464 <HAL_TIM_Base_MspInit+0x3c>)
 800043c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800043e:	4a09      	ldr	r2, [pc, #36]	; (8000464 <HAL_TIM_Base_MspInit+0x3c>)
 8000440:	f043 0310 	orr.w	r3, r3, #16
 8000444:	6593      	str	r3, [r2, #88]	; 0x58
 8000446:	4b07      	ldr	r3, [pc, #28]	; (8000464 <HAL_TIM_Base_MspInit+0x3c>)
 8000448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800044a:	f003 0310 	and.w	r3, r3, #16
 800044e:	60fb      	str	r3, [r7, #12]
 8000450:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000452:	bf00      	nop
 8000454:	3714      	adds	r7, #20
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	40001000 	.word	0x40001000
 8000464:	40021000 	.word	0x40021000

08000468 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800046c:	f7ff ff94 	bl	8000398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000470:	480c      	ldr	r0, [pc, #48]	; (80004a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000472:	490d      	ldr	r1, [pc, #52]	; (80004a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000474:	4a0d      	ldr	r2, [pc, #52]	; (80004ac <LoopForever+0xe>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000478:	e002      	b.n	8000480 <LoopCopyDataInit>

0800047a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800047c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047e:	3304      	adds	r3, #4

08000480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000484:	d3f9      	bcc.n	800047a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000486:	4a0a      	ldr	r2, [pc, #40]	; (80004b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000488:	4c0a      	ldr	r4, [pc, #40]	; (80004b4 <LoopForever+0x16>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800048c:	e001      	b.n	8000492 <LoopFillZerobss>

0800048e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000490:	3204      	adds	r2, #4

08000492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000494:	d3fb      	bcc.n	800048e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000496:	f001 fad9 	bl	8001a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800049a:	f7ff fec7 	bl	800022c <main>

0800049e <LoopForever>:

LoopForever:
    b LoopForever
 800049e:	e7fe      	b.n	800049e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ac:	08001b04 	.word	0x08001b04
  ldr r2, =_sbss
 80004b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004b4:	20000078 	.word	0x20000078

080004b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC1_IRQHandler>

080004ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b082      	sub	sp, #8
 80004be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004c0:	2300      	movs	r3, #0
 80004c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004c4:	2003      	movs	r0, #3
 80004c6:	f000 f91f 	bl	8000708 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004ca:	2000      	movs	r0, #0
 80004cc:	f000 f80e 	bl	80004ec <HAL_InitTick>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d002      	beq.n	80004dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004d6:	2301      	movs	r3, #1
 80004d8:	71fb      	strb	r3, [r7, #7]
 80004da:	e001      	b.n	80004e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004dc:	f7ff ff0e 	bl	80002fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004e0:	79fb      	ldrb	r3, [r7, #7]
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3708      	adds	r7, #8
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
	...

080004ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004f4:	2300      	movs	r3, #0
 80004f6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004f8:	4b17      	ldr	r3, [pc, #92]	; (8000558 <HAL_InitTick+0x6c>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d023      	beq.n	8000548 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000500:	4b16      	ldr	r3, [pc, #88]	; (800055c <HAL_InitTick+0x70>)
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	4b14      	ldr	r3, [pc, #80]	; (8000558 <HAL_InitTick+0x6c>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	4619      	mov	r1, r3
 800050a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000512:	fbb2 f3f3 	udiv	r3, r2, r3
 8000516:	4618      	mov	r0, r3
 8000518:	f000 f91d 	bl	8000756 <HAL_SYSTICK_Config>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d10f      	bne.n	8000542 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2b0f      	cmp	r3, #15
 8000526:	d809      	bhi.n	800053c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000528:	2200      	movs	r2, #0
 800052a:	6879      	ldr	r1, [r7, #4]
 800052c:	f04f 30ff 	mov.w	r0, #4294967295
 8000530:	f000 f8f5 	bl	800071e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000534:	4a0a      	ldr	r2, [pc, #40]	; (8000560 <HAL_InitTick+0x74>)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	6013      	str	r3, [r2, #0]
 800053a:	e007      	b.n	800054c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	73fb      	strb	r3, [r7, #15]
 8000540:	e004      	b.n	800054c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000542:	2301      	movs	r3, #1
 8000544:	73fb      	strb	r3, [r7, #15]
 8000546:	e001      	b.n	800054c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000548:	2301      	movs	r3, #1
 800054a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800054c:	7bfb      	ldrb	r3, [r7, #15]
}
 800054e:	4618      	mov	r0, r3
 8000550:	3710      	adds	r7, #16
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000008 	.word	0x20000008
 800055c:	20000000 	.word	0x20000000
 8000560:	20000004 	.word	0x20000004

08000564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <HAL_IncTick+0x20>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	461a      	mov	r2, r3
 800056e:	4b06      	ldr	r3, [pc, #24]	; (8000588 <HAL_IncTick+0x24>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4413      	add	r3, r2
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <HAL_IncTick+0x24>)
 8000576:	6013      	str	r3, [r2, #0]
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	20000008 	.word	0x20000008
 8000588:	20000074 	.word	0x20000074

0800058c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  return uwTick;
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <HAL_GetTick+0x14>)
 8000592:	681b      	ldr	r3, [r3, #0]
}
 8000594:	4618      	mov	r0, r3
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	20000074 	.word	0x20000074

080005a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	f003 0307 	and.w	r3, r3, #7
 80005b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b4:	4b0c      	ldr	r3, [pc, #48]	; (80005e8 <__NVIC_SetPriorityGrouping+0x44>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c0:	4013      	ands	r3, r2
 80005c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005d6:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <__NVIC_SetPriorityGrouping+0x44>)
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	60d3      	str	r3, [r2, #12]
}
 80005dc:	bf00      	nop
 80005de:	3714      	adds	r7, #20
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <__NVIC_GetPriorityGrouping+0x18>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	0a1b      	lsrs	r3, r3, #8
 80005f6:	f003 0307 	and.w	r3, r3, #7
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	e000ed00 	.word	0xe000ed00

08000608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	6039      	str	r1, [r7, #0]
 8000612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000618:	2b00      	cmp	r3, #0
 800061a:	db0a      	blt.n	8000632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	b2da      	uxtb	r2, r3
 8000620:	490c      	ldr	r1, [pc, #48]	; (8000654 <__NVIC_SetPriority+0x4c>)
 8000622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000626:	0112      	lsls	r2, r2, #4
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	440b      	add	r3, r1
 800062c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000630:	e00a      	b.n	8000648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4908      	ldr	r1, [pc, #32]	; (8000658 <__NVIC_SetPriority+0x50>)
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f003 030f 	and.w	r3, r3, #15
 800063e:	3b04      	subs	r3, #4
 8000640:	0112      	lsls	r2, r2, #4
 8000642:	b2d2      	uxtb	r2, r2
 8000644:	440b      	add	r3, r1
 8000646:	761a      	strb	r2, [r3, #24]
}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	e000e100 	.word	0xe000e100
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800065c:	b480      	push	{r7}
 800065e:	b089      	sub	sp, #36	; 0x24
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	f003 0307 	and.w	r3, r3, #7
 800066e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	f1c3 0307 	rsb	r3, r3, #7
 8000676:	2b04      	cmp	r3, #4
 8000678:	bf28      	it	cs
 800067a:	2304      	movcs	r3, #4
 800067c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	3304      	adds	r3, #4
 8000682:	2b06      	cmp	r3, #6
 8000684:	d902      	bls.n	800068c <NVIC_EncodePriority+0x30>
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3b03      	subs	r3, #3
 800068a:	e000      	b.n	800068e <NVIC_EncodePriority+0x32>
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	f04f 32ff 	mov.w	r2, #4294967295
 8000694:	69bb      	ldr	r3, [r7, #24]
 8000696:	fa02 f303 	lsl.w	r3, r2, r3
 800069a:	43da      	mvns	r2, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	401a      	ands	r2, r3
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a4:	f04f 31ff 	mov.w	r1, #4294967295
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	43d9      	mvns	r1, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	4313      	orrs	r3, r2
         );
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3724      	adds	r7, #36	; 0x24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
	...

080006c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006d4:	d301      	bcc.n	80006da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006d6:	2301      	movs	r3, #1
 80006d8:	e00f      	b.n	80006fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006da:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <SysTick_Config+0x40>)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3b01      	subs	r3, #1
 80006e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006e2:	210f      	movs	r1, #15
 80006e4:	f04f 30ff 	mov.w	r0, #4294967295
 80006e8:	f7ff ff8e 	bl	8000608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ec:	4b05      	ldr	r3, [pc, #20]	; (8000704 <SysTick_Config+0x40>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f2:	4b04      	ldr	r3, [pc, #16]	; (8000704 <SysTick_Config+0x40>)
 80006f4:	2207      	movs	r2, #7
 80006f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f8:	2300      	movs	r3, #0
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	e000e010 	.word	0xe000e010

08000708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ff47 	bl	80005a4 <__NVIC_SetPriorityGrouping>
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	b086      	sub	sp, #24
 8000722:	af00      	add	r7, sp, #0
 8000724:	4603      	mov	r3, r0
 8000726:	60b9      	str	r1, [r7, #8]
 8000728:	607a      	str	r2, [r7, #4]
 800072a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000730:	f7ff ff5c 	bl	80005ec <__NVIC_GetPriorityGrouping>
 8000734:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	68b9      	ldr	r1, [r7, #8]
 800073a:	6978      	ldr	r0, [r7, #20]
 800073c:	f7ff ff8e 	bl	800065c <NVIC_EncodePriority>
 8000740:	4602      	mov	r2, r0
 8000742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000746:	4611      	mov	r1, r2
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff5d 	bl	8000608 <__NVIC_SetPriority>
}
 800074e:	bf00      	nop
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	b082      	sub	sp, #8
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ffb0 	bl	80006c4 <SysTick_Config>
 8000764:	4603      	mov	r3, r0
}
 8000766:	4618      	mov	r0, r3
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000770:	b480      	push	{r7}
 8000772:	b087      	sub	sp, #28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800077e:	e148      	b.n	8000a12 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	2101      	movs	r1, #1
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	fa01 f303 	lsl.w	r3, r1, r3
 800078c:	4013      	ands	r3, r2
 800078e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2b00      	cmp	r3, #0
 8000794:	f000 813a 	beq.w	8000a0c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	f003 0303 	and.w	r3, r3, #3
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d005      	beq.n	80007b0 <HAL_GPIO_Init+0x40>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	f003 0303 	and.w	r3, r3, #3
 80007ac:	2b02      	cmp	r3, #2
 80007ae:	d130      	bne.n	8000812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	2203      	movs	r2, #3
 80007bc:	fa02 f303 	lsl.w	r3, r2, r3
 80007c0:	43db      	mvns	r3, r3
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	68da      	ldr	r2, [r3, #12]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007e6:	2201      	movs	r2, #1
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	43db      	mvns	r3, r3
 80007f0:	693a      	ldr	r2, [r7, #16]
 80007f2:	4013      	ands	r3, r2
 80007f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	091b      	lsrs	r3, r3, #4
 80007fc:	f003 0201 	and.w	r2, r3, #1
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	693a      	ldr	r2, [r7, #16]
 8000808:	4313      	orrs	r3, r2
 800080a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	f003 0303 	and.w	r3, r3, #3
 800081a:	2b03      	cmp	r3, #3
 800081c:	d017      	beq.n	800084e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	68db      	ldr	r3, [r3, #12]
 8000822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	2203      	movs	r2, #3
 800082a:	fa02 f303 	lsl.w	r3, r2, r3
 800082e:	43db      	mvns	r3, r3
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	4013      	ands	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	689a      	ldr	r2, [r3, #8]
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	693a      	ldr	r2, [r7, #16]
 8000844:	4313      	orrs	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f003 0303 	and.w	r3, r3, #3
 8000856:	2b02      	cmp	r3, #2
 8000858:	d123      	bne.n	80008a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	08da      	lsrs	r2, r3, #3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3208      	adds	r2, #8
 8000862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000866:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	220f      	movs	r2, #15
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43db      	mvns	r3, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4013      	ands	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	691a      	ldr	r2, [r3, #16]
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	4313      	orrs	r3, r2
 8000892:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	08da      	lsrs	r2, r3, #3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3208      	adds	r2, #8
 800089c:	6939      	ldr	r1, [r7, #16]
 800089e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	2203      	movs	r2, #3
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	43db      	mvns	r3, r3
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	4013      	ands	r3, r2
 80008b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f003 0203 	and.w	r2, r3, #3
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	693a      	ldr	r2, [r7, #16]
 80008d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f000 8094 	beq.w	8000a0c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e4:	4b52      	ldr	r3, [pc, #328]	; (8000a30 <HAL_GPIO_Init+0x2c0>)
 80008e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008e8:	4a51      	ldr	r2, [pc, #324]	; (8000a30 <HAL_GPIO_Init+0x2c0>)
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	6613      	str	r3, [r2, #96]	; 0x60
 80008f0:	4b4f      	ldr	r3, [pc, #316]	; (8000a30 <HAL_GPIO_Init+0x2c0>)
 80008f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	60bb      	str	r3, [r7, #8]
 80008fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008fc:	4a4d      	ldr	r2, [pc, #308]	; (8000a34 <HAL_GPIO_Init+0x2c4>)
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	089b      	lsrs	r3, r3, #2
 8000902:	3302      	adds	r3, #2
 8000904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000908:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	f003 0303 	and.w	r3, r3, #3
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	220f      	movs	r2, #15
 8000914:	fa02 f303 	lsl.w	r3, r2, r3
 8000918:	43db      	mvns	r3, r3
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	4013      	ands	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000926:	d00d      	beq.n	8000944 <HAL_GPIO_Init+0x1d4>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a43      	ldr	r2, [pc, #268]	; (8000a38 <HAL_GPIO_Init+0x2c8>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d007      	beq.n	8000940 <HAL_GPIO_Init+0x1d0>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a42      	ldr	r2, [pc, #264]	; (8000a3c <HAL_GPIO_Init+0x2cc>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d101      	bne.n	800093c <HAL_GPIO_Init+0x1cc>
 8000938:	2302      	movs	r3, #2
 800093a:	e004      	b.n	8000946 <HAL_GPIO_Init+0x1d6>
 800093c:	2307      	movs	r3, #7
 800093e:	e002      	b.n	8000946 <HAL_GPIO_Init+0x1d6>
 8000940:	2301      	movs	r3, #1
 8000942:	e000      	b.n	8000946 <HAL_GPIO_Init+0x1d6>
 8000944:	2300      	movs	r3, #0
 8000946:	697a      	ldr	r2, [r7, #20]
 8000948:	f002 0203 	and.w	r2, r2, #3
 800094c:	0092      	lsls	r2, r2, #2
 800094e:	4093      	lsls	r3, r2
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	4313      	orrs	r3, r2
 8000954:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000956:	4937      	ldr	r1, [pc, #220]	; (8000a34 <HAL_GPIO_Init+0x2c4>)
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	3302      	adds	r3, #2
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000964:	4b36      	ldr	r3, [pc, #216]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	43db      	mvns	r3, r3
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	4013      	ands	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800097c:	2b00      	cmp	r3, #0
 800097e:	d003      	beq.n	8000988 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000988:	4a2d      	ldr	r2, [pc, #180]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800098e:	4b2c      	ldr	r3, [pc, #176]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 8000990:	68db      	ldr	r3, [r3, #12]
 8000992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	43db      	mvns	r3, r3
 8000998:	693a      	ldr	r2, [r7, #16]
 800099a:	4013      	ands	r3, r2
 800099c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d003      	beq.n	80009b2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80009b2:	4a23      	ldr	r2, [pc, #140]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80009b8:	4b21      	ldr	r3, [pc, #132]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	43db      	mvns	r3, r3
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4013      	ands	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d003      	beq.n	80009dc <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	4313      	orrs	r3, r2
 80009da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009dc:	4a18      	ldr	r2, [pc, #96]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	4013      	ands	r3, r2
 80009f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d003      	beq.n	8000a06 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a06:	4a0e      	ldr	r2, [pc, #56]	; (8000a40 <HAL_GPIO_Init+0x2d0>)
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	fa22 f303 	lsr.w	r3, r2, r3
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	f47f aeaf 	bne.w	8000780 <HAL_GPIO_Init+0x10>
  }
}
 8000a22:	bf00      	nop
 8000a24:	bf00      	nop
 8000a26:	371c      	adds	r7, #28
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40010000 	.word	0x40010000
 8000a38:	48000400 	.word	0x48000400
 8000a3c:	48000800 	.word	0x48000800
 8000a40:	40010400 	.word	0x40010400

08000a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	807b      	strh	r3, [r7, #2]
 8000a50:	4613      	mov	r3, r2
 8000a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a54:	787b      	ldrb	r3, [r7, #1]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d003      	beq.n	8000a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a5a:	887a      	ldrh	r2, [r7, #2]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a60:	e002      	b.n	8000a68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a62:	887a      	ldrh	r2, [r7, #2]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a86:	887a      	ldrh	r2, [r7, #2]
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	041a      	lsls	r2, r3, #16
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	43d9      	mvns	r1, r3
 8000a92:	887b      	ldrh	r3, [r7, #2]
 8000a94:	400b      	ands	r3, r1
 8000a96:	431a      	orrs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	619a      	str	r2, [r3, #24]
}
 8000a9c:	bf00      	nop
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000aac:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	40007000 	.word	0x40007000

08000ac4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ad2:	d130      	bne.n	8000b36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ad4:	4b23      	ldr	r3, [pc, #140]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ae0:	d038      	beq.n	8000b54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae2:	4b20      	ldr	r3, [pc, #128]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000aea:	4a1e      	ldr	r2, [pc, #120]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000aec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000af0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000af2:	4b1d      	ldr	r3, [pc, #116]	; (8000b68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2232      	movs	r2, #50	; 0x32
 8000af8:	fb02 f303 	mul.w	r3, r2, r3
 8000afc:	4a1b      	ldr	r2, [pc, #108]	; (8000b6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000afe:	fba2 2303 	umull	r2, r3, r2, r3
 8000b02:	0c9b      	lsrs	r3, r3, #18
 8000b04:	3301      	adds	r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b08:	e002      	b.n	8000b10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b10:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b12:	695b      	ldr	r3, [r3, #20]
 8000b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b1c:	d102      	bne.n	8000b24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1f2      	bne.n	8000b0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b24:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b26:	695b      	ldr	r3, [r3, #20]
 8000b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b30:	d110      	bne.n	8000b54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000b32:	2303      	movs	r3, #3
 8000b34:	e00f      	b.n	8000b56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b42:	d007      	beq.n	8000b54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b44:	4b07      	ldr	r3, [pc, #28]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b4c:	4a05      	ldr	r2, [pc, #20]	; (8000b64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3714      	adds	r7, #20
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40007000 	.word	0x40007000
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	431bde83 	.word	0x431bde83

08000b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d102      	bne.n	8000b84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	f000 bc02 	b.w	8001388 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b84:	4b96      	ldr	r3, [pc, #600]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	f003 030c 	and.w	r3, r3, #12
 8000b8c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b8e:	4b94      	ldr	r3, [pc, #592]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	f003 0303 	and.w	r3, r3, #3
 8000b96:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 0310 	and.w	r3, r3, #16
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80e4 	beq.w	8000d6e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d007      	beq.n	8000bbc <HAL_RCC_OscConfig+0x4c>
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	2b0c      	cmp	r3, #12
 8000bb0:	f040 808b 	bne.w	8000cca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	f040 8087 	bne.w	8000cca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bbc:	4b88      	ldr	r3, [pc, #544]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f003 0302 	and.w	r3, r3, #2
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d005      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x64>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d101      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	e3d9      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6a1a      	ldr	r2, [r3, #32]
 8000bd8:	4b81      	ldr	r3, [pc, #516]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0308 	and.w	r3, r3, #8
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d004      	beq.n	8000bee <HAL_RCC_OscConfig+0x7e>
 8000be4:	4b7e      	ldr	r3, [pc, #504]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000bec:	e005      	b.n	8000bfa <HAL_RCC_OscConfig+0x8a>
 8000bee:	4b7c      	ldr	r3, [pc, #496]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000bf4:	091b      	lsrs	r3, r3, #4
 8000bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d223      	bcs.n	8000c46 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6a1b      	ldr	r3, [r3, #32]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f000 fd54 	bl	80016b0 <RCC_SetFlashLatencyFromMSIRange>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e3ba      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c12:	4b73      	ldr	r3, [pc, #460]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a72      	ldr	r2, [pc, #456]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c18:	f043 0308 	orr.w	r3, r3, #8
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	4b70      	ldr	r3, [pc, #448]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6a1b      	ldr	r3, [r3, #32]
 8000c2a:	496d      	ldr	r1, [pc, #436]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c30:	4b6b      	ldr	r3, [pc, #428]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	69db      	ldr	r3, [r3, #28]
 8000c3c:	021b      	lsls	r3, r3, #8
 8000c3e:	4968      	ldr	r1, [pc, #416]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c40:	4313      	orrs	r3, r2
 8000c42:	604b      	str	r3, [r1, #4]
 8000c44:	e025      	b.n	8000c92 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c46:	4b66      	ldr	r3, [pc, #408]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a65      	ldr	r2, [pc, #404]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c4c:	f043 0308 	orr.w	r3, r3, #8
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	4b63      	ldr	r3, [pc, #396]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	4960      	ldr	r1, [pc, #384]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c60:	4313      	orrs	r3, r2
 8000c62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c64:	4b5e      	ldr	r3, [pc, #376]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	69db      	ldr	r3, [r3, #28]
 8000c70:	021b      	lsls	r3, r3, #8
 8000c72:	495b      	ldr	r1, [pc, #364]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c74:	4313      	orrs	r3, r2
 8000c76:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d109      	bne.n	8000c92 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6a1b      	ldr	r3, [r3, #32]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 fd14 	bl	80016b0 <RCC_SetFlashLatencyFromMSIRange>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e37a      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000c92:	f000 fc81 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8000c96:	4602      	mov	r2, r0
 8000c98:	4b51      	ldr	r3, [pc, #324]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	091b      	lsrs	r3, r3, #4
 8000c9e:	f003 030f 	and.w	r3, r3, #15
 8000ca2:	4950      	ldr	r1, [pc, #320]	; (8000de4 <HAL_RCC_OscConfig+0x274>)
 8000ca4:	5ccb      	ldrb	r3, [r1, r3]
 8000ca6:	f003 031f 	and.w	r3, r3, #31
 8000caa:	fa22 f303 	lsr.w	r3, r2, r3
 8000cae:	4a4e      	ldr	r2, [pc, #312]	; (8000de8 <HAL_RCC_OscConfig+0x278>)
 8000cb0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000cb2:	4b4e      	ldr	r3, [pc, #312]	; (8000dec <HAL_RCC_OscConfig+0x27c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fc18 	bl	80004ec <HAL_InitTick>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d052      	beq.n	8000d6c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	e35e      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d032      	beq.n	8000d38 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000cd2:	4b43      	ldr	r3, [pc, #268]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a42      	ldr	r2, [pc, #264]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000cde:	f7ff fc55 	bl	800058c <HAL_GetTick>
 8000ce2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ce4:	e008      	b.n	8000cf8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ce6:	f7ff fc51 	bl	800058c <HAL_GetTick>
 8000cea:	4602      	mov	r2, r0
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d901      	bls.n	8000cf8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	e347      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cf8:	4b39      	ldr	r3, [pc, #228]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0302 	and.w	r3, r3, #2
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d0f0      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d04:	4b36      	ldr	r3, [pc, #216]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a35      	ldr	r2, [pc, #212]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d0a:	f043 0308 	orr.w	r3, r3, #8
 8000d0e:	6013      	str	r3, [r2, #0]
 8000d10:	4b33      	ldr	r3, [pc, #204]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6a1b      	ldr	r3, [r3, #32]
 8000d1c:	4930      	ldr	r1, [pc, #192]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d22:	4b2f      	ldr	r3, [pc, #188]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	021b      	lsls	r3, r3, #8
 8000d30:	492b      	ldr	r1, [pc, #172]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d32:	4313      	orrs	r3, r2
 8000d34:	604b      	str	r3, [r1, #4]
 8000d36:	e01a      	b.n	8000d6e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d38:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a28      	ldr	r2, [pc, #160]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d3e:	f023 0301 	bic.w	r3, r3, #1
 8000d42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d44:	f7ff fc22 	bl	800058c <HAL_GetTick>
 8000d48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d4c:	f7ff fc1e 	bl	800058c <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b02      	cmp	r3, #2
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e314      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d5e:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f003 0302 	and.w	r3, r3, #2
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d1f0      	bne.n	8000d4c <HAL_RCC_OscConfig+0x1dc>
 8000d6a:	e000      	b.n	8000d6e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d073      	beq.n	8000e62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	2b08      	cmp	r3, #8
 8000d7e:	d005      	beq.n	8000d8c <HAL_RCC_OscConfig+0x21c>
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	2b0c      	cmp	r3, #12
 8000d84:	d10e      	bne.n	8000da4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	d10b      	bne.n	8000da4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d063      	beq.n	8000e60 <HAL_RCC_OscConfig+0x2f0>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d15f      	bne.n	8000e60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000da0:	2301      	movs	r3, #1
 8000da2:	e2f1      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dac:	d106      	bne.n	8000dbc <HAL_RCC_OscConfig+0x24c>
 8000dae:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a0b      	ldr	r2, [pc, #44]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000db8:	6013      	str	r3, [r2, #0]
 8000dba:	e025      	b.n	8000e08 <HAL_RCC_OscConfig+0x298>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dc4:	d114      	bne.n	8000df0 <HAL_RCC_OscConfig+0x280>
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a05      	ldr	r2, [pc, #20]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	4b03      	ldr	r3, [pc, #12]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a02      	ldr	r2, [pc, #8]	; (8000de0 <HAL_RCC_OscConfig+0x270>)
 8000dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ddc:	6013      	str	r3, [r2, #0]
 8000dde:	e013      	b.n	8000e08 <HAL_RCC_OscConfig+0x298>
 8000de0:	40021000 	.word	0x40021000
 8000de4:	08001abc 	.word	0x08001abc
 8000de8:	20000000 	.word	0x20000000
 8000dec:	20000004 	.word	0x20000004
 8000df0:	4ba0      	ldr	r3, [pc, #640]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a9f      	ldr	r2, [pc, #636]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000df6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	4b9d      	ldr	r3, [pc, #628]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a9c      	ldr	r2, [pc, #624]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000e02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d013      	beq.n	8000e38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e10:	f7ff fbbc 	bl	800058c <HAL_GetTick>
 8000e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e16:	e008      	b.n	8000e2a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e18:	f7ff fbb8 	bl	800058c <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b64      	cmp	r3, #100	; 0x64
 8000e24:	d901      	bls.n	8000e2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e2ae      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e2a:	4b92      	ldr	r3, [pc, #584]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0f0      	beq.n	8000e18 <HAL_RCC_OscConfig+0x2a8>
 8000e36:	e014      	b.n	8000e62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e38:	f7ff fba8 	bl	800058c <HAL_GetTick>
 8000e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e3e:	e008      	b.n	8000e52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e40:	f7ff fba4 	bl	800058c <HAL_GetTick>
 8000e44:	4602      	mov	r2, r0
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	2b64      	cmp	r3, #100	; 0x64
 8000e4c:	d901      	bls.n	8000e52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	e29a      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e52:	4b88      	ldr	r3, [pc, #544]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1f0      	bne.n	8000e40 <HAL_RCC_OscConfig+0x2d0>
 8000e5e:	e000      	b.n	8000e62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d060      	beq.n	8000f30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e6e:	69bb      	ldr	r3, [r7, #24]
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	d005      	beq.n	8000e80 <HAL_RCC_OscConfig+0x310>
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	2b0c      	cmp	r3, #12
 8000e78:	d119      	bne.n	8000eae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d116      	bne.n	8000eae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e80:	4b7c      	ldr	r3, [pc, #496]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d005      	beq.n	8000e98 <HAL_RCC_OscConfig+0x328>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d101      	bne.n	8000e98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	e277      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e98:	4b76      	ldr	r3, [pc, #472]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	691b      	ldr	r3, [r3, #16]
 8000ea4:	061b      	lsls	r3, r3, #24
 8000ea6:	4973      	ldr	r1, [pc, #460]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000eac:	e040      	b.n	8000f30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d023      	beq.n	8000efe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eb6:	4b6f      	ldr	r3, [pc, #444]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a6e      	ldr	r2, [pc, #440]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ec2:	f7ff fb63 	bl	800058c <HAL_GetTick>
 8000ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ec8:	e008      	b.n	8000edc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eca:	f7ff fb5f 	bl	800058c <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e255      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000edc:	4b65      	ldr	r3, [pc, #404]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0f0      	beq.n	8000eca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee8:	4b62      	ldr	r3, [pc, #392]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	061b      	lsls	r3, r3, #24
 8000ef6:	495f      	ldr	r1, [pc, #380]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	604b      	str	r3, [r1, #4]
 8000efc:	e018      	b.n	8000f30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000efe:	4b5d      	ldr	r3, [pc, #372]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a5c      	ldr	r2, [pc, #368]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fb3f 	bl	800058c <HAL_GetTick>
 8000f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fb3b 	bl	800058c <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e231      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f24:	4b53      	ldr	r3, [pc, #332]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d1f0      	bne.n	8000f12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 0308 	and.w	r3, r3, #8
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d03c      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d01c      	beq.n	8000f7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f44:	4b4b      	ldr	r3, [pc, #300]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f4a:	4a4a      	ldr	r2, [pc, #296]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f54:	f7ff fb1a 	bl	800058c <HAL_GetTick>
 8000f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f5a:	e008      	b.n	8000f6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f5c:	f7ff fb16 	bl	800058c <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d901      	bls.n	8000f6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e20c      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f6e:	4b41      	ldr	r3, [pc, #260]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f74:	f003 0302 	and.w	r3, r3, #2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d0ef      	beq.n	8000f5c <HAL_RCC_OscConfig+0x3ec>
 8000f7c:	e01b      	b.n	8000fb6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f7e:	4b3d      	ldr	r3, [pc, #244]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f84:	4a3b      	ldr	r2, [pc, #236]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000f86:	f023 0301 	bic.w	r3, r3, #1
 8000f8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fafd 	bl	800058c <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f96:	f7ff faf9 	bl	800058c <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e1ef      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa8:	4b32      	ldr	r3, [pc, #200]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1ef      	bne.n	8000f96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f000 80a6 	beq.w	8001110 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000fc8:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d10d      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd4:	4b27      	ldr	r3, [pc, #156]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fd8:	4a26      	ldr	r2, [pc, #152]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fde:	6593      	str	r3, [r2, #88]	; 0x58
 8000fe0:	4b24      	ldr	r3, [pc, #144]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8000fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fec:	2301      	movs	r3, #1
 8000fee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ff0:	4b21      	ldr	r3, [pc, #132]	; (8001078 <HAL_RCC_OscConfig+0x508>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d118      	bne.n	800102e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ffc:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <HAL_RCC_OscConfig+0x508>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a1d      	ldr	r2, [pc, #116]	; (8001078 <HAL_RCC_OscConfig+0x508>)
 8001002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001006:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001008:	f7ff fac0 	bl	800058c <HAL_GetTick>
 800100c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001010:	f7ff fabc 	bl	800058c <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e1b2      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001022:	4b15      	ldr	r3, [pc, #84]	; (8001078 <HAL_RCC_OscConfig+0x508>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102a:	2b00      	cmp	r3, #0
 800102c:	d0f0      	beq.n	8001010 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	2b01      	cmp	r3, #1
 8001034:	d108      	bne.n	8001048 <HAL_RCC_OscConfig+0x4d8>
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8001038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800103c:	4a0d      	ldr	r2, [pc, #52]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001046:	e029      	b.n	800109c <HAL_RCC_OscConfig+0x52c>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	2b05      	cmp	r3, #5
 800104e:	d115      	bne.n	800107c <HAL_RCC_OscConfig+0x50c>
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8001052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001056:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8001062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001066:	4a03      	ldr	r2, [pc, #12]	; (8001074 <HAL_RCC_OscConfig+0x504>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001070:	e014      	b.n	800109c <HAL_RCC_OscConfig+0x52c>
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	40007000 	.word	0x40007000
 800107c:	4b9a      	ldr	r3, [pc, #616]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 800107e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001082:	4a99      	ldr	r2, [pc, #612]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001084:	f023 0301 	bic.w	r3, r3, #1
 8001088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800108c:	4b96      	ldr	r3, [pc, #600]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 800108e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001092:	4a95      	ldr	r2, [pc, #596]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001094:	f023 0304 	bic.w	r3, r3, #4
 8001098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d016      	beq.n	80010d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010a4:	f7ff fa72 	bl	800058c <HAL_GetTick>
 80010a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010aa:	e00a      	b.n	80010c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ac:	f7ff fa6e 	bl	800058c <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e162      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010c2:	4b89      	ldr	r3, [pc, #548]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80010c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0ed      	beq.n	80010ac <HAL_RCC_OscConfig+0x53c>
 80010d0:	e015      	b.n	80010fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010d2:	f7ff fa5b 	bl	800058c <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010d8:	e00a      	b.n	80010f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010da:	f7ff fa57 	bl	800058c <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e14b      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010f0:	4b7d      	ldr	r3, [pc, #500]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80010f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1ed      	bne.n	80010da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80010fe:	7ffb      	ldrb	r3, [r7, #31]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d105      	bne.n	8001110 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001104:	4b78      	ldr	r3, [pc, #480]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001108:	4a77      	ldr	r2, [pc, #476]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 800110a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800110e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0320 	and.w	r3, r3, #32
 8001118:	2b00      	cmp	r3, #0
 800111a:	d03c      	beq.n	8001196 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	2b00      	cmp	r3, #0
 8001122:	d01c      	beq.n	800115e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001124:	4b70      	ldr	r3, [pc, #448]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001126:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800112a:	4a6f      	ldr	r2, [pc, #444]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001134:	f7ff fa2a 	bl	800058c <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800113c:	f7ff fa26 	bl	800058c <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e11c      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800114e:	4b66      	ldr	r3, [pc, #408]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001150:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0ef      	beq.n	800113c <HAL_RCC_OscConfig+0x5cc>
 800115c:	e01b      	b.n	8001196 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800115e:	4b62      	ldr	r3, [pc, #392]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001160:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001164:	4a60      	ldr	r2, [pc, #384]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001166:	f023 0301 	bic.w	r3, r3, #1
 800116a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800116e:	f7ff fa0d 	bl	800058c <HAL_GetTick>
 8001172:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001176:	f7ff fa09 	bl	800058c <HAL_GetTick>
 800117a:	4602      	mov	r2, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e0ff      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001188:	4b57      	ldr	r3, [pc, #348]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 800118a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1ef      	bne.n	8001176 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119a:	2b00      	cmp	r3, #0
 800119c:	f000 80f3 	beq.w	8001386 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	f040 80c9 	bne.w	800133c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011aa:	4b4f      	ldr	r3, [pc, #316]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	f003 0203 	and.w	r2, r3, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d12c      	bne.n	8001218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c8:	3b01      	subs	r3, #1
 80011ca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d123      	bne.n	8001218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011da:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011dc:	429a      	cmp	r2, r3
 80011de:	d11b      	bne.n	8001218 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d113      	bne.n	8001218 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011fa:	085b      	lsrs	r3, r3, #1
 80011fc:	3b01      	subs	r3, #1
 80011fe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001200:	429a      	cmp	r2, r3
 8001202:	d109      	bne.n	8001218 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120e:	085b      	lsrs	r3, r3, #1
 8001210:	3b01      	subs	r3, #1
 8001212:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001214:	429a      	cmp	r2, r3
 8001216:	d06b      	beq.n	80012f0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2b0c      	cmp	r3, #12
 800121c:	d062      	beq.n	80012e4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800121e:	4b32      	ldr	r3, [pc, #200]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e0ac      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a2d      	ldr	r2, [pc, #180]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001234:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001238:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800123a:	f7ff f9a7 	bl	800058c <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001242:	f7ff f9a3 	bl	800058c <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e099      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001254:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f0      	bne.n	8001242 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001260:	4b21      	ldr	r3, [pc, #132]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 8001262:	68da      	ldr	r2, [r3, #12]
 8001264:	4b21      	ldr	r3, [pc, #132]	; (80012ec <HAL_RCC_OscConfig+0x77c>)
 8001266:	4013      	ands	r3, r2
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001270:	3a01      	subs	r2, #1
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	4311      	orrs	r1, r2
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800127a:	0212      	lsls	r2, r2, #8
 800127c:	4311      	orrs	r1, r2
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001282:	0852      	lsrs	r2, r2, #1
 8001284:	3a01      	subs	r2, #1
 8001286:	0552      	lsls	r2, r2, #21
 8001288:	4311      	orrs	r1, r2
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800128e:	0852      	lsrs	r2, r2, #1
 8001290:	3a01      	subs	r2, #1
 8001292:	0652      	lsls	r2, r2, #25
 8001294:	4311      	orrs	r1, r2
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800129a:	06d2      	lsls	r2, r2, #27
 800129c:	430a      	orrs	r2, r1
 800129e:	4912      	ldr	r1, [pc, #72]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012a4:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a0f      	ldr	r2, [pc, #60]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012b0:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012bc:	f7ff f966 	bl	800058c <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff f962 	bl	800058c <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e058      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d6:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <HAL_RCC_OscConfig+0x778>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0f0      	beq.n	80012c4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012e2:	e050      	b.n	8001386 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e04f      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
 80012e8:	40021000 	.word	0x40021000
 80012ec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012f0:	4b27      	ldr	r3, [pc, #156]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d144      	bne.n	8001386 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80012fc:	4b24      	ldr	r3, [pc, #144]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a23      	ldr	r2, [pc, #140]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 8001302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001306:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001308:	4b21      	ldr	r3, [pc, #132]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	4a20      	ldr	r2, [pc, #128]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 800130e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001312:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001314:	f7ff f93a 	bl	800058c <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800131c:	f7ff f936 	bl	800058c <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e02c      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800132e:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0f0      	beq.n	800131c <HAL_RCC_OscConfig+0x7ac>
 800133a:	e024      	b.n	8001386 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2b0c      	cmp	r3, #12
 8001340:	d01f      	beq.n	8001382 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001342:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a12      	ldr	r2, [pc, #72]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 8001348:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800134c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134e:	f7ff f91d 	bl	800058c <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001354:	e008      	b.n	8001368 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001356:	f7ff f919 	bl	800058c <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e00f      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1f0      	bne.n	8001356 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	4905      	ldr	r1, [pc, #20]	; (8001390 <HAL_RCC_OscConfig+0x820>)
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <HAL_RCC_OscConfig+0x824>)
 800137c:	4013      	ands	r3, r2
 800137e:	60cb      	str	r3, [r1, #12]
 8001380:	e001      	b.n	8001386 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3720      	adds	r7, #32
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40021000 	.word	0x40021000
 8001394:	feeefffc 	.word	0xfeeefffc

08001398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0e7      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b75      	ldr	r3, [pc, #468]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d910      	bls.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b72      	ldr	r3, [pc, #456]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4970      	ldr	r1, [pc, #448]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b6e      	ldr	r3, [pc, #440]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0cf      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d010      	beq.n	800140a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	4b66      	ldr	r3, [pc, #408]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d908      	bls.n	800140a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f8:	4b63      	ldr	r3, [pc, #396]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4960      	ldr	r1, [pc, #384]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001406:	4313      	orrs	r3, r2
 8001408:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	2b00      	cmp	r3, #0
 8001414:	d04c      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d107      	bne.n	800142e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141e:	4b5a      	ldr	r3, [pc, #360]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d121      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e0a6      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d107      	bne.n	8001446 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001436:	4b54      	ldr	r3, [pc, #336]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d115      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e09a      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d107      	bne.n	800145e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800144e:	4b4e      	ldr	r3, [pc, #312]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d109      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e08e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800145e:	4b4a      	ldr	r3, [pc, #296]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e086      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800146e:	4b46      	ldr	r3, [pc, #280]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f023 0203 	bic.w	r2, r3, #3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4943      	ldr	r1, [pc, #268]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800147c:	4313      	orrs	r3, r2
 800147e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001480:	f7ff f884 	bl	800058c <HAL_GetTick>
 8001484:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001486:	e00a      	b.n	800149e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001488:	f7ff f880 	bl	800058c <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f241 3288 	movw	r2, #5000	; 0x1388
 8001496:	4293      	cmp	r3, r2
 8001498:	d901      	bls.n	800149e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e06e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149e:	4b3a      	ldr	r3, [pc, #232]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 020c 	and.w	r2, r3, #12
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d1eb      	bne.n	8001488 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d010      	beq.n	80014de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	4b31      	ldr	r3, [pc, #196]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d208      	bcs.n	80014de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014cc:	4b2e      	ldr	r3, [pc, #184]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	492b      	ldr	r1, [pc, #172]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014de:	4b29      	ldr	r3, [pc, #164]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d210      	bcs.n	800150e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ec:	4b25      	ldr	r3, [pc, #148]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 0207 	bic.w	r2, r3, #7
 80014f4:	4923      	ldr	r1, [pc, #140]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fc:	4b21      	ldr	r3, [pc, #132]	; (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d001      	beq.n	800150e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e036      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	2b00      	cmp	r3, #0
 8001518:	d008      	beq.n	800152c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151a:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	4918      	ldr	r1, [pc, #96]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001528:	4313      	orrs	r3, r2
 800152a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d009      	beq.n	800154c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4910      	ldr	r1, [pc, #64]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800154c:	f000 f824 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8001550:	4602      	mov	r2, r0
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	490b      	ldr	r1, [pc, #44]	; (800158c <HAL_RCC_ClockConfig+0x1f4>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	f003 031f 	and.w	r3, r3, #31
 8001564:	fa22 f303 	lsr.w	r3, r2, r3
 8001568:	4a09      	ldr	r2, [pc, #36]	; (8001590 <HAL_RCC_ClockConfig+0x1f8>)
 800156a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_RCC_ClockConfig+0x1fc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffbb 	bl	80004ec <HAL_InitTick>
 8001576:	4603      	mov	r3, r0
 8001578:	72fb      	strb	r3, [r7, #11]

  return status;
 800157a:	7afb      	ldrb	r3, [r7, #11]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40022000 	.word	0x40022000
 8001588:	40021000 	.word	0x40021000
 800158c:	08001abc 	.word	0x08001abc
 8001590:	20000000 	.word	0x20000000
 8001594:	20000004 	.word	0x20000004

08001598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015a6:	4b3e      	ldr	r3, [pc, #248]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015b0:	4b3b      	ldr	r3, [pc, #236]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_GetSysClockFreq+0x34>
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	d121      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d11e      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015cc:	4b34      	ldr	r3, [pc, #208]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d107      	bne.n	80015e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015d8:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015de:	0a1b      	lsrs	r3, r3, #8
 80015e0:	f003 030f 	and.w	r3, r3, #15
 80015e4:	61fb      	str	r3, [r7, #28]
 80015e6:	e005      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015e8:	4b2d      	ldr	r3, [pc, #180]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80015f4:	4a2b      	ldr	r2, [pc, #172]	; (80016a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10d      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	2b04      	cmp	r3, #4
 800160e:	d102      	bne.n	8001616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001610:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	e004      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2b08      	cmp	r3, #8
 800161a:	d101      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800161c:	4b23      	ldr	r3, [pc, #140]	; (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 800161e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d134      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001626:	4b1e      	ldr	r3, [pc, #120]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d003      	beq.n	800163e <HAL_RCC_GetSysClockFreq+0xa6>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d003      	beq.n	8001644 <HAL_RCC_GetSysClockFreq+0xac>
 800163c:	e005      	b.n	800164a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001640:	617b      	str	r3, [r7, #20]
      break;
 8001642:	e005      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001644:	4b19      	ldr	r3, [pc, #100]	; (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 8001646:	617b      	str	r3, [r7, #20]
      break;
 8001648:	e002      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	617b      	str	r3, [r7, #20]
      break;
 800164e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	3301      	adds	r3, #1
 800165c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	fb03 f202 	mul.w	r2, r3, r2
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	fbb2 f3f3 	udiv	r3, r2, r3
 8001674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001676:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	0e5b      	lsrs	r3, r3, #25
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	3301      	adds	r3, #1
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001690:	69bb      	ldr	r3, [r7, #24]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	08001acc 	.word	0x08001acc
 80016a8:	00f42400 	.word	0x00f42400
 80016ac:	007a1200 	.word	0x007a1200

080016b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016bc:	4b2a      	ldr	r3, [pc, #168]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016c8:	f7ff f9ee 	bl	8000aa8 <HAL_PWREx_GetVoltageRange>
 80016cc:	6178      	str	r0, [r7, #20]
 80016ce:	e014      	b.n	80016fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d4:	4a24      	ldr	r2, [pc, #144]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016da:	6593      	str	r3, [r2, #88]	; 0x58
 80016dc:	4b22      	ldr	r3, [pc, #136]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80016e8:	f7ff f9de 	bl	8000aa8 <HAL_PWREx_GetVoltageRange>
 80016ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80016ee:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f2:	4a1d      	ldr	r2, [pc, #116]	; (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001700:	d10b      	bne.n	800171a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b80      	cmp	r3, #128	; 0x80
 8001706:	d919      	bls.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2ba0      	cmp	r3, #160	; 0xa0
 800170c:	d902      	bls.n	8001714 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800170e:	2302      	movs	r3, #2
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	e013      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001714:	2301      	movs	r3, #1
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	e010      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b80      	cmp	r3, #128	; 0x80
 800171e:	d902      	bls.n	8001726 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001720:	2303      	movs	r3, #3
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	e00a      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b80      	cmp	r3, #128	; 0x80
 800172a:	d102      	bne.n	8001732 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800172c:	2302      	movs	r3, #2
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	e004      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b70      	cmp	r3, #112	; 0x70
 8001736:	d101      	bne.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001738:	2301      	movs	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800173c:	4b0b      	ldr	r3, [pc, #44]	; (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f023 0207 	bic.w	r2, r3, #7
 8001744:	4909      	ldr	r1, [pc, #36]	; (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000
 800176c:	40022000 	.word	0x40022000

08001770 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e049      	b.n	8001816 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d106      	bne.n	800179c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7fe fe46 	bl	8000428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2202      	movs	r2, #2
 80017a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3304      	adds	r3, #4
 80017ac:	4619      	mov	r1, r3
 80017ae:	4610      	mov	r0, r2
 80017b0:	f000 f882 	bl	80018b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2201      	movs	r2, #1
 80017b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2201      	movs	r2, #1
 8001810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b01      	cmp	r3, #1
 8001832:	d001      	beq.n	8001838 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e033      	b.n	80018a0 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2202      	movs	r2, #2
 800183c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a19      	ldr	r2, [pc, #100]	; (80018ac <HAL_TIM_Base_Start+0x8c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d009      	beq.n	800185e <HAL_TIM_Base_Start+0x3e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001852:	d004      	beq.n	800185e <HAL_TIM_Base_Start+0x3e>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a15      	ldr	r2, [pc, #84]	; (80018b0 <HAL_TIM_Base_Start+0x90>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d115      	bne.n	800188a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <HAL_TIM_Base_Start+0x94>)
 8001866:	4013      	ands	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2b06      	cmp	r3, #6
 800186e:	d015      	beq.n	800189c <HAL_TIM_Base_Start+0x7c>
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001876:	d011      	beq.n	800189c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f042 0201 	orr.w	r2, r2, #1
 8001886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001888:	e008      	b.n	800189c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f042 0201 	orr.w	r2, r2, #1
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	e000      	b.n	800189e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800189c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40012c00 	.word	0x40012c00
 80018b0:	40014000 	.word	0x40014000
 80018b4:	00010007 	.word	0x00010007

080018b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a2a      	ldr	r2, [pc, #168]	; (8001974 <TIM_Base_SetConfig+0xbc>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d003      	beq.n	80018d8 <TIM_Base_SetConfig+0x20>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018d6:	d108      	bne.n	80018ea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a21      	ldr	r2, [pc, #132]	; (8001974 <TIM_Base_SetConfig+0xbc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00b      	beq.n	800190a <TIM_Base_SetConfig+0x52>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f8:	d007      	beq.n	800190a <TIM_Base_SetConfig+0x52>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a1e      	ldr	r2, [pc, #120]	; (8001978 <TIM_Base_SetConfig+0xc0>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d003      	beq.n	800190a <TIM_Base_SetConfig+0x52>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a1d      	ldr	r2, [pc, #116]	; (800197c <TIM_Base_SetConfig+0xc4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d108      	bne.n	800191c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	4313      	orrs	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a0c      	ldr	r2, [pc, #48]	; (8001974 <TIM_Base_SetConfig+0xbc>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d007      	beq.n	8001958 <TIM_Base_SetConfig+0xa0>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a0b      	ldr	r2, [pc, #44]	; (8001978 <TIM_Base_SetConfig+0xc0>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d003      	beq.n	8001958 <TIM_Base_SetConfig+0xa0>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <TIM_Base_SetConfig+0xc4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d103      	bne.n	8001960 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	691a      	ldr	r2, [r3, #16]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	615a      	str	r2, [r3, #20]
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40012c00 	.word	0x40012c00
 8001978:	40014000 	.word	0x40014000
 800197c:	40014400 	.word	0x40014400

08001980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001990:	2b01      	cmp	r3, #1
 8001992:	d101      	bne.n	8001998 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001994:	2302      	movs	r3, #2
 8001996:	e04f      	b.n	8001a38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2202      	movs	r2, #2
 80019a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a21      	ldr	r2, [pc, #132]	; (8001a44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d108      	bne.n	80019d4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80019c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a14      	ldr	r2, [pc, #80]	; (8001a44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d009      	beq.n	8001a0c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a00:	d004      	beq.n	8001a0c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a10      	ldr	r2, [pc, #64]	; (8001a48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d10c      	bne.n	8001a26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	40014000 	.word	0x40014000

08001a4c <__libc_init_array>:
 8001a4c:	b570      	push	{r4, r5, r6, lr}
 8001a4e:	4d0d      	ldr	r5, [pc, #52]	; (8001a84 <__libc_init_array+0x38>)
 8001a50:	4c0d      	ldr	r4, [pc, #52]	; (8001a88 <__libc_init_array+0x3c>)
 8001a52:	1b64      	subs	r4, r4, r5
 8001a54:	10a4      	asrs	r4, r4, #2
 8001a56:	2600      	movs	r6, #0
 8001a58:	42a6      	cmp	r6, r4
 8001a5a:	d109      	bne.n	8001a70 <__libc_init_array+0x24>
 8001a5c:	4d0b      	ldr	r5, [pc, #44]	; (8001a8c <__libc_init_array+0x40>)
 8001a5e:	4c0c      	ldr	r4, [pc, #48]	; (8001a90 <__libc_init_array+0x44>)
 8001a60:	f000 f820 	bl	8001aa4 <_init>
 8001a64:	1b64      	subs	r4, r4, r5
 8001a66:	10a4      	asrs	r4, r4, #2
 8001a68:	2600      	movs	r6, #0
 8001a6a:	42a6      	cmp	r6, r4
 8001a6c:	d105      	bne.n	8001a7a <__libc_init_array+0x2e>
 8001a6e:	bd70      	pop	{r4, r5, r6, pc}
 8001a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a74:	4798      	blx	r3
 8001a76:	3601      	adds	r6, #1
 8001a78:	e7ee      	b.n	8001a58 <__libc_init_array+0xc>
 8001a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a7e:	4798      	blx	r3
 8001a80:	3601      	adds	r6, #1
 8001a82:	e7f2      	b.n	8001a6a <__libc_init_array+0x1e>
 8001a84:	08001afc 	.word	0x08001afc
 8001a88:	08001afc 	.word	0x08001afc
 8001a8c:	08001afc 	.word	0x08001afc
 8001a90:	08001b00 	.word	0x08001b00

08001a94 <memset>:
 8001a94:	4402      	add	r2, r0
 8001a96:	4603      	mov	r3, r0
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d100      	bne.n	8001a9e <memset+0xa>
 8001a9c:	4770      	bx	lr
 8001a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8001aa2:	e7f9      	b.n	8001a98 <memset+0x4>

08001aa4 <_init>:
 8001aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aa6:	bf00      	nop
 8001aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aaa:	bc08      	pop	{r3}
 8001aac:	469e      	mov	lr, r3
 8001aae:	4770      	bx	lr

08001ab0 <_fini>:
 8001ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab2:	bf00      	nop
 8001ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ab6:	bc08      	pop	{r3}
 8001ab8:	469e      	mov	lr, r3
 8001aba:	4770      	bx	lr
