

================================================================
== Vivado HLS Report for 'intrusion_detection'
================================================================
* Date:           Mon Dec 29 11:07:55 2025

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Exam_Project_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.136|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  153|  153|  153|  153|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        |- intrusion_detection_label1  |   15|   15|         8|          1|          1|     9|    yes   |
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    744|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|    654|    304|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    468|
|Register         |        0|      -|   1128|    288|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      8|   1782|   1804|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     10|      5|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |intrusion_detectibkb_U1               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detectibkb_U2               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detection_AXILiteS_s_axi_U  |intrusion_detection_AXILiteS_s_axi  |        2|      0|  224|  302|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        2|      8|  654|  304|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |j_1_1_fu_417_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_2_fu_450_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_3_fu_483_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_4_fu_516_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_5_fu_549_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_6_fu_582_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_7_fu_619_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_8_fu_652_p2          |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_394_p2            |     +    |      0|  0|  13|           4|           1|
    |sum_2_1_fu_438_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_2_fu_471_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_3_fu_504_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_4_fu_537_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_5_fu_570_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_6_fu_607_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_7_fu_640_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_8_fu_673_p2        |     +    |      0|  0|  39|          32|          32|
    |sum_2_fu_405_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_20_fu_427_p2         |     +    |      0|  0|  15|           5|           4|
    |tmp_21_fu_460_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_22_fu_493_p2         |     +    |      0|  0|  15|           6|           5|
    |tmp_23_fu_526_p2         |     +    |      0|  0|  15|           6|           6|
    |tmp_24_fu_559_p2         |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_592_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_26_fu_629_p2         |     +    |      0|  0|  15|           7|           6|
    |tmp_27_fu_662_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_382_p2            |     +    |      0|  0|  39|          32|          32|
    |exitcond_1_fu_411_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_2_fu_444_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_3_fu_477_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_4_fu_510_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_5_fu_543_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_6_fu_576_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_7_fu_613_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_8_fu_646_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_388_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 744|         466|         436|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp7_iter7  |   9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp8_iter7  |   9|          2|    1|          2|
    |camera_data_address0     |  47|         10|    7|         70|
    |j_2_reg_217              |   9|          2|    4|          8|
    |j_3_reg_239              |   9|          2|    4|          8|
    |j_4_reg_261              |   9|          2|    4|          8|
    |j_5_reg_283              |   9|          2|    4|          8|
    |j_6_reg_305              |   9|          2|    4|          8|
    |j_7_reg_327              |   9|          2|    4|          8|
    |j_8_reg_349              |   9|          2|    4|          8|
    |j_reg_173                |   9|          2|    4|          8|
    |j_s_reg_195              |   9|          2|    4|          8|
    |sum_1_1_reg_184          |   9|          2|   32|         64|
    |sum_1_2_reg_206          |   9|          2|   32|         64|
    |sum_1_3_reg_228          |   9|          2|   32|         64|
    |sum_1_4_reg_250          |   9|          2|   32|         64|
    |sum_1_5_reg_272          |   9|          2|   32|         64|
    |sum_1_6_reg_294          |   9|          2|   32|         64|
    |sum_1_7_reg_316          |   9|          2|   32|         64|
    |sum_1_8_reg_338          |   9|          2|   32|         64|
    |sum_1_reg_161            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 468|        102|  350|        774|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter7  |   1|   0|    1|          0|
    |exitcond_1_reg_704       |   1|   0|    1|          0|
    |exitcond_2_reg_723       |   1|   0|    1|          0|
    |exitcond_3_reg_742       |   1|   0|    1|          0|
    |exitcond_4_reg_761       |   1|   0|    1|          0|
    |exitcond_5_reg_780       |   1|   0|    1|          0|
    |exitcond_6_reg_799       |   1|   0|    1|          0|
    |exitcond_7_reg_818       |   1|   0|    1|          0|
    |exitcond_8_reg_837       |   1|   0|    1|          0|
    |exitcond_reg_685         |   1|   0|    1|          0|
    |j_2_reg_217              |   4|   0|    4|          0|
    |j_3_reg_239              |   4|   0|    4|          0|
    |j_4_reg_261              |   4|   0|    4|          0|
    |j_5_reg_283              |   4|   0|    4|          0|
    |j_6_reg_305              |   4|   0|    4|          0|
    |j_7_reg_327              |   4|   0|    4|          0|
    |j_8_reg_349              |   4|   0|    4|          0|
    |j_reg_173                |   4|   0|    4|          0|
    |j_s_reg_195              |   4|   0|    4|          0|
    |reg_360                  |  32|   0|   32|          0|
    |reg_374                  |  32|   0|   32|          0|
    |reg_378                  |  32|   0|   32|          0|
    |sum_1_1_reg_184          |  32|   0|   32|          0|
    |sum_1_2_reg_206          |  32|   0|   32|          0|
    |sum_1_3_reg_228          |  32|   0|   32|          0|
    |sum_1_4_reg_250          |  32|   0|   32|          0|
    |sum_1_5_reg_272          |  32|   0|   32|          0|
    |sum_1_6_reg_294          |  32|   0|   32|          0|
    |sum_1_7_reg_316          |  32|   0|   32|          0|
    |sum_1_8_reg_338          |  32|   0|   32|          0|
    |sum_1_reg_161            |  32|   0|   32|          0|
    |tmp_reg_679              |  32|   0|   32|          0|
    |exitcond_1_reg_704       |  64|  32|    1|          0|
    |exitcond_2_reg_723       |  64|  32|    1|          0|
    |exitcond_3_reg_742       |  64|  32|    1|          0|
    |exitcond_4_reg_761       |  64|  32|    1|          0|
    |exitcond_5_reg_780       |  64|  32|    1|          0|
    |exitcond_6_reg_799       |  64|  32|    1|          0|
    |exitcond_7_reg_818       |  64|  32|    1|          0|
    |exitcond_8_reg_837       |  64|  32|    1|          0|
    |exitcond_reg_685         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1128| 288|  561|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|interrupt               | out |    1| ap_ctrl_hs | intrusion_detection | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

