

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">stm32_memmap.h File Reference</div>  </div>
</div>
<div class="contents">

<p>STM32 memory map.  
<a href="#details">More...</a></p>

<p><a href="stm32__memmap_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e21f4845015730c5731763169ec0e9b"></a><!-- doxytag: member="stm32_memmap.h::FLASH_R_BASE" ref="a8e21f4845015730c5731763169ec0e9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#a8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x2000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48d8f80d608b64cb42e7ed223066f856"></a><!-- doxytag: member="stm32_memmap.h::FSMC_BANK1_R_BASE" ref="a48d8f80d608b64cb42e7ed223066f856" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#a48d8f80d608b64cb42e7ed223066f856">FSMC_BANK1_R_BASE</a>&#160;&#160;&#160;(FSMC_R_BASE + 0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC Bank1 registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2ebab683a214fe3b0c628228bff3724"></a><!-- doxytag: member="stm32_memmap.h::FSMC_BANK1E_R_BASE" ref="aa2ebab683a214fe3b0c628228bff3724" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#aa2ebab683a214fe3b0c628228bff3724">FSMC_BANK1E_R_BASE</a>&#160;&#160;&#160;(FSMC_R_BASE + 0x0104)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC Bank1E registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6e0f81b5d1a2714cda6d48b256bcc44"></a><!-- doxytag: member="stm32_memmap.h::FSMC_BANK2_R_BASE" ref="ae6e0f81b5d1a2714cda6d48b256bcc44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#ae6e0f81b5d1a2714cda6d48b256bcc44">FSMC_BANK2_R_BASE</a>&#160;&#160;&#160;(FSMC_R_BASE + 0x0060)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC Bank2 registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebe314a84743cc375e00dadd93f46509"></a><!-- doxytag: member="stm32_memmap.h::FSMC_BANK3_R_BASE" ref="aebe314a84743cc375e00dadd93f46509" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#aebe314a84743cc375e00dadd93f46509">FSMC_BANK3_R_BASE</a>&#160;&#160;&#160;(FSMC_R_BASE + 0x0080)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC Bank3 registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97ecd08f0899bc818a84942826af2495"></a><!-- doxytag: member="stm32_memmap.h::FSMC_BANK4_R_BASE" ref="a97ecd08f0899bc818a84942826af2495" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#a97ecd08f0899bc818a84942826af2495">FSMC_BANK4_R_BASE</a>&#160;&#160;&#160;(FSMC_R_BASE + 0x00A0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC Bank4 registers base address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4adaf4fd82ccc3a538f1f27a70cdbbef"></a><!-- doxytag: member="stm32_memmap.h::DBGMCU_BASE" ref="a4adaf4fd82ccc3a538f1f27a70cdbbef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__memmap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t)0xE0042000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU registers base address. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>STM32 memory map. </p>

<p>Definition in file <a class="el" href="stm32__memmap_8h_source.html">stm32_memmap.h</a>.</p>
</div></div>


