MC_SEQ_MISC0_GDDR5_SHIFT	,	V_197
tonga_power_state	,	V_1
StutterEnable	,	V_403
"[ powerplay ] Target_and_current_Profile_Index. \(NL)						Curr_Sclk_Index does not match the level \n"	,	L_88
MemoryLevel	,	V_446
mmMC_SEQ_CAS_TIMING	,	V_629
PPTONGA_MCLK_TARGETACTIVITY_DFLT	,	V_725
usMclkDependencyTableOffset	,	V_845
Vddgfx	,	V_612
soft_regs_start	,	V_128
samu_power_gated	,	V_201
cks_enable	,	V_109
TONGA_Q88_FORMAT_CONVERSION_UNIT	,	V_552
"Too many voltage values for VDDC. Trimming to fit state table."	,	L_35
sclk_dpm_key_disabled	,	V_117
GNB_SLOW	,	V_746
tonga_process_firmware_header	,	F_41
atomctrl_get_reference_clock	,	F_94
sclk_bootup_value	,	V_455
usClockStretchAmount	,	V_740
"Failed to enable voltage control!"	,	L_113
is_tlu_enabled	,	V_759
is_uvd_enabled	,	V_413
EnabledForActivity	,	V_293
SMC_RAM_END	,	V_720
"Failed to freeze SCLK DPM during FreezeSclkMclkDPM Function!"	,	L_152
tonga_get_fan_control_mode	,	F_220
pcie_lane_cap	,	V_521
PP_PowerSource_DC	,	V_793
VddGfx	,	V_266
size	,	V_754
usMaxFanRPM	,	V_964
mclk_bootup_value	,	V_456
"Failed to enable SCLK control!"	,	L_125
tonga_get_voltage_id	,	F_7
tonga_populate_all_graphic_levels	,	F_102
mmMC_SEQ_IO_DEBUG_INDEX	,	V_585
highest_pcie_level_enabled	,	V_501
phm_cap_unset	,	F_13
result	,	V_80
VclkDivider	,	V_313
GraphicsVoltageChangeEnable	,	V_544
"can not find divide id for samu clock"	,	L_51
fan_table_start	,	V_155
"Failed to initialize VCE Level!"	,	L_74
RESET_BUSY_CNT	,	V_708
mclk_stutter_mode_threshold	,	V_66
atomctrl_initialize_mc_reg_table	,	F_144
ixCG_THERMAL_INT	,	V_979
phm_ppt_v1_mm_clock_voltage_dependency_table	,	T_15
"Overdrive mclk exceeds limit"	,	L_137
usBootUpMVDDCVoltage	,	V_829
BapmVddcVidLoSidd	,	V_247
tonga_get_maximum_link_speed	,	F_186
cac_dtp_table	,	V_550
address	,	V_659
graphic_level	,	V_488
"Failed to program voting clients!"	,	L_118
tonga_populate_single_memory_level	,	F_89
prequest_ps	,	V_774
mmMC_ARB_DRAM_TIMING	,	V_279
tonga_set_max_fan_pwm_output	,	F_203
i	,	V_8
pptable_info	,	V_94
j	,	V_102
gen_speed	,	V_520
k	,	V_669
m	,	V_890
n	,	V_140
ixPCIE_LC_SPEED_CNTL	,	V_816
PP_PowerSource_AC	,	V_791
ATOM_FIRMWARE_INFO	,	T_36
tonga_enable_acpi_power_management	,	F_46
"force highest mclk dpm state failed!"	,	L_89
"can not populate VDDC voltage table to SMC"	,	L_39
supportedPowerLevels	,	V_863
v	,	V_595
freq_nom	,	V_362
PHM_PlatformCaps_StablePState	,	V_803
us_vdd	,	V_11
"Failed to upload MC reg table!"	,	L_172
BootVoltage	,	V_457
tonga_trim_voltage_table_to_fit_state_table	,	F_55
DllCntl	,	V_385
LowSclkInterruptThreshold	,	V_86
sclk_mclk_delta	,	V_592
cgs_mode_info	,	V_958
MC_ARB_BURST_TIME	,	V_281
FDO_PWM_MODE	,	V_1001
mmMC_SEQ_PMG_DVS_CMD	,	V_635
"Failed to init sclk threshold!"	,	L_108
CGS_SYSTEM_INFO_PCIE_GEN_INFO	,	V_764
DYNAMIC_PM_EN	,	V_127
UpThreshold	,	V_297
AMD_DPM_FORCED_LEVEL_HIGH	,	V_769
ixCG_DISPLAY_GAP_CNTL2	,	V_961
disableFrameModulation	,	V_859
temp_reg	,	V_670
CGS_IND_REG__PCIE	,	V_131
ret	,	V_768
ulDefaultEngineClock	,	V_827
res	,	V_696
pmclk_table	,	V_901
SPLL_FB_DIV	,	V_475
MvddLevelCount	,	V_241
tonga_patch_voltage_dependency_tables_with_lookup_table	,	F_124
classification_flag	,	V_837
mclk_dep_table	,	V_844
pcie_table	,	V_494
memory_clock_data	,	V_731
AMD_DPM_FORCED_LEVEL_AUTO	,	V_771
ref_clock	,	V_956
VDDC_VDDGFX_DELTA	,	V_724
mmMC_PMG_CMD_EMRS	,	V_647
vCG_SPLL_FUNC_CNTL_2	,	V_164
vddci_bootup_value	,	V_460
vCG_SPLL_FUNC_CNTL_3	,	V_166
pcie_lane_power_saving	,	V_77
vCG_SPLL_FUNC_CNTL_4	,	V_168
hardwarePerformanceLevels	,	V_762
mpll_func_cntl_1	,	V_338
"Error retrieving Memory Clock Parameters from VBIOS."	,	L_52
VddcLevelCount	,	V_229
mpll_func_cntl_2	,	V_339
tonga_populate_initial_mc_reg_table	,	F_153
fast_watemark_threshold	,	V_491
pp_tonga_thermal_initialize	,	F_227
tonga_dpm_get_mclk	,	F_168
MemoryVoltageChangeEnable	,	V_554
tonga_nps	,	V_911
tonga_force_clock_level	,	F_224
ixCG_ULV_PARAMETER	,	V_543
SMU72_MAX_LEVELS_MEMORY	,	V_510
PP_Clocks	,	V_778
PPSMC_MSG_UVDDPM_Disable	,	V_934
PP_HOST_TO_SMC_UL	,	F_73
"Failed to disable SCLK DPM during DPM stop Function!"	,	L_16
low_sclk_interrupt_threshold	,	V_81
pcie_dpm_key_disabled	,	V_134
phm_clock_voltage_dependency_record	,	V_593
mmMC_PMG_CMD_MRS	,	V_649
"Failed to enable SCLK DPM during DPM Start Function!"	,	L_10
SmioMask2	,	V_243
inReg	,	V_617
"Failed to unfreeze SCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_160
SmioMask1	,	V_240
mmMC_SEQ_RD_CTL_D1_LP	,	V_642
le32_to_cpu	,	F_178
SMU72_MAX_ENTRIES_SMIO	,	V_580
mmMC_SEQ_RD_CTL_D1	,	V_641
mmMC_SEQ_RD_CTL_D0	,	V_639
"unforce pcie level failed!"	,	L_97
tonga_print_current_perforce_level	,	F_183
EdcWriteEnable	,	V_406
"2.5GB, x8"	,	L_181
VoltageResponseTime	,	V_556
"Failed to enable voltage DPM during DPM Start Function!"	,	L_12
PPSMC_Msg	,	T_4
GraphicsInterval	,	V_546
VR_SMIO_PATTERN_1	,	V_261
VR_SMIO_PATTERN_2	,	V_262
ATOM_PPLIB_CLASSIFICATION_UI_SHIFT	,	V_848
pcurrent_state	,	V_913
pp_hw_power_state	,	V_2
vddci	,	V_215
tonga_find_dpm_states_clocks_in_dpm_table	,	F_185
mpll_post_divider	,	V_356
dyn_state	,	V_590
tonga_single_dpm_table	,	V_28
tonga_notify_smc_display_change	,	F_5
mmMC_SEQ_G5PDX_CMD1_LP	,	V_626
tonga_notify_link_speed_change_after_state_change	,	F_201
CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3	,	V_765
"Failed to get MC microcode version!"	,	L_107
tonga_check_for_dpm_running	,	F_48
"Failed to setup default DPM tables!"	,	L_68
AcDcGpio	,	V_569
ixCNB_PWRMGT_CNTL	,	V_743
tonga_get_mc_microcode_version	,	F_117
allowed_sclk_vdd_table	,	V_600
tonga_trim_dpm_states	,	F_192
mclk_table	,	V_286
"force lowest pcie dpm state failed!"	,	L_98
need_update_smu7_dpm_table	,	V_903
Smio	,	V_239
"Can't find requested voltage id in vdd_dep_on_sclk table!"	,	L_6
"Trying to Disable Voltage CNTL when DPM is disabled"	,	L_22
aclk	,	V_325
mc_reg_table	,	V_691
look_up_table	,	V_6
pdpm_table	,	V_910
pcie_performance_request	,	V_943
pcie_gen	,	V_514
tmp	,	V_36
tonga_calculate_mclk_params	,	F_82
MRDCK0_BYPASS	,	V_450
"Error retrieving Engine Clock dividers from VBIOS."	,	L_55
pp_power_state	,	V_773
tonga_populate_smc_vdd_gfx_table	,	F_60
PHM_PlatformCaps_UVDDPM	,	V_939
clk	,	V_98
DPMTABLE_UPDATE_SCLK	,	V_906
max_limits	,	V_783
TONGA_MAX_LEAKAGE_COUNT	,	V_103
use_pcie_power_saving_levels	,	V_517
SMC	,	V_160
"Set Mclk Dpm enable Mask failed"	,	L_85
VOLT_PWRMGT_EN	,	V_615
mc_arb_dram_timing2	,	V_680
"Failed to initialize ULV state!"	,	L_69
PHM_PlatformCaps_DynamicPatchPowerState	,	V_732
disable_mclk_switching	,	V_780
engineClockInSR	,	V_905
DISP_GAP	,	V_703
mm_boot_level_offset	,	V_936
engineClock	,	V_804
"Too many voltage values for VDDGFX. Trimming to fit state table."	,	L_36
entry_index	,	V_877
SMU72_Firmware_Header	,	V_148
mmMPLL_DQ_FUNC_CNTL	,	V_181
uvd_power_gated	,	V_199
EVCLK	,	V_795
atomctrl_get_dfs_pll_dividers_vi	,	F_78
"uvd    %sabled\n"	,	L_147
vddgfx_voltage_table	,	V_226
BapmVddcVidHiSidd	,	V_248
phm_clock_voltage_dependency_table	,	V_588
dramTiming2	,	V_277
vddc_vddgfx_delta	,	V_723
MPLL_SS1	,	V_369
MPLL_SS2	,	V_371
crev	,	V_824
mclk_sclk_ratio	,	V_591
tonga_populate_smc_uvd_level	,	F_77
"Index of mc_reg_table-&gt;address[] array out of boundary"	,	L_110
ThermGpio	,	V_561
PHM_PlatformCaps_DynamicUVDState	,	V_79
stable_pstate_sclk	,	V_784
tonga_setup_default_dpm_tables	,	F_110
pcie_gen_power_saving	,	V_75
tonga_copy_vbios_smc_reg_table	,	F_140
ActivityLevel	,	V_401
uvd_enabled	,	V_741
ptable_information	,	V_938
"5.0GB, x16"	,	L_182
allowed_vdd_mclk_table	,	V_526
"\n [GPU load]: %u%%\n\n"	,	L_146
"Failed to upload DPM level enabled mask!"	,	L_175
UvdLevel	,	V_307
MRDCK0_RESET	,	V_447
"does not match VBIOS boot VDDCI level"	,	L_144
vddgfxLevelCount	,	V_246
tonga_populate_all_memory_levels	,	F_103
pcie_lane_bootup_value	,	V_833
VBlankTimeout	,	V_963
mmMC_SEQ_RAS_TIMING	,	V_619
PHM_PlatformCaps_Falcon_QuickTransition	,	V_135
ulMclk	,	V_869
PPTONGA_CGULVPARAMETER_DFLT	,	V_38
engine_clock_data	,	V_730
PHM_PlatformCaps_ControlVDDCI	,	V_738
"Failed to trim VDDCI table."	,	L_28
ulv_supported	,	V_541
PHM_PlatformCaps_MicrocodeFanControl	,	V_997
TONGA_MINIMUM_ENGINE_CLOCK	,	V_485
tonga_ps	,	V_776
engine_clock	,	V_272
tonga_get_pp_table	,	F_221
"Failed to disable voltage DPM during DPM stop Function!"	,	L_23
tonga_force_dpm_level	,	F_165
allowed_mclk_vdd_table	,	V_601
level_array_adress	,	V_496
SPC	,	V_294
TONGA_MAX_DEEPSLEEP_DIVIDER_ID	,	V_486
"Trying to Unfreeze SCLK DPM when DPM is disabled"	,	L_159
cg_spll_spread_spectrum	,	V_464
mode	,	V_996
max_clock_voltage_on_ac	,	V_604
SPLL_PDIV_A	,	V_472
dpm_level_enable_mask	,	V_300
MC	,	V_586
ni_table	,	V_664
uvd_clocks	,	V_864
tonga_unfreeze_sclk_mclk_dpm	,	F_200
mclk_edc_wr_enable_threshold	,	V_68
ulCapsAndSettings	,	V_854
max_sclk	,	V_909
VclkFrequency	,	V_308
"can not find MinVddc voltage value from memory VDDC voltage dependency table"	,	L_53
ThermOutPolarity	,	V_573
PP_MCLK	,	V_1008
phm_ppt_v1_pcie_table	,	T_21
vddcLevelCount	,	V_245
phm_cap_enabled	,	F_16
tonga_get_powerplay_table_entry	,	F_182
PPSMC_SYSTEMFLAG_12CHANNEL	,	V_540
mmMC_SEQ_RAS_TIMING_LP	,	V_620
"[ powerplay ] Failed to reset asic via set boot state! \n"	,	L_130
"VMCLK dependency table has to have is missing. This table is mandatory"	,	L_67
"[ powerplay ] VBIOS did not find boot engine clock value \(NL)			in dependency table. Using Memory DPM level 0!"	,	L_57
uint16_t	,	T_7
TONGA_VOLTAGE_CONTROL_BY_SVID2	,	V_106
atomctrl_get_memory_pll_dividers_si	,	F_83
pl1	,	V_989
vcoFreq	,	V_478
PPSMC_MSG_EnableACDCGPIOInterrupt	,	V_136
"Voltage Lookup Table empty."	,	L_29
pl2	,	V_990
vMPLL_AD_FUNC_CNTL	,	V_178
StrobeEnable	,	V_404
bgate	,	V_935
force_pcie_gen	,	V_733
DPMTABLE_OD_UPDATE_SCLK	,	V_904
mpll_ad_func_cntl	,	V_335
RESET_SCLK_CNT	,	V_707
mmMPLL_FUNC_CNTL_2	,	V_187
mmMPLL_FUNC_CNTL_1	,	V_185
DPG_PIPE_STUTTER_CONTROL	,	V_414
SMU72_Discrete_GraphicsLevel	,	T_20
"[ powerplay ] Fatal error, can not set up single DPM \(NL)			table entries to exceed max number! \n"	,	L_63
"Lookup table is empty"	,	L_5
vco_mode	,	V_353
tonga_hwmgr_funcs	,	V_1013
vdd_gfx_control	,	V_105
tonga_enable_sclk_control	,	F_33
"SMC is still running!"	,	L_127
PPSMC_HasDisplay	,	V_18
tonga_check_for_dpm_stopped	,	F_49
cg_spll_spread_spectrum_2	,	V_465
"Failed to initialize Graphics Level!"	,	L_71
MemoryBootLevel	,	V_454
"Overdrive sclk exceeds limit"	,	L_136
"Performance levels exceeds Driver limit!"	,	L_140
pcurrent_ps	,	V_775
target_link_speed	,	V_914
PP_ASSERT_WITH_CODE	,	F_2
arb_table_start	,	V_157
phm_set_power_state_input	,	V_897
tonga_reset_to_default	,	F_69
SCLK_PWRMGT_OFF	,	V_137
allowed_clock_voltage_table	,	V_264
FORCE_NB_PS1	,	V_747
VOLTAGE_TYPE_VDDC	,	V_115
"Failed to freeze MCLK DPM during FreezeSclkMclkDPM Function!"	,	L_154
PcieLaneCount	,	V_291
tonga_get_current_pcie_lane_number	,	F_172
mmMC_SEQ_G5PDX_CMD0	,	V_623
mmMC_SEQ_G5PDX_CMD1	,	V_625
pcc_monitor_enabled	,	V_727
max_clock_voltage_on_dc	,	V_611
mc_para_index	,	V_388
mclk_max	,	V_667
PP_StateUILabel_Battery	,	V_787
tonga_notify_smc_display_config_after_ps_adjustment	,	F_205
mask_value	,	V_30
SoftRegisters	,	V_150
smum_send_msg_to_smc	,	F_6
mmMPLL_AD_FUNC_CNTL	,	V_179
MC_SEQ_MISC0_GDDR5_MASK	,	V_196
LinkLevel	,	V_289
"VDD dependency on SCLK table has to have is missing.	\(NL)		This table is mandatory"	,	L_93
"VI should always have 2 performance levels"	,	L_135
PHM_PlatformCaps_SclkDeepSleep	,	V_492
num_active_displays	,	V_951
performance_level	,	V_839
"[ powerplay ] VDDC should be on SVI2 control in merged mode! \n"	,	L_45
SpllSpreadSpectrum	,	V_441
tonga_get_memory_modile_index	,	F_137
ch_ulv_parameter	,	V_37
lanes	,	V_857
state	,	V_834
PP_Max_PCIEGen	,	V_524
tonga_set_mc_special_registers	,	F_141
"Error retrieving EVV voltage value!\n"	,	L_8
tonga_are_power_levels_equal	,	F_214
convert_to_vid	,	F_63
vddc_lookup_table	,	V_114
vMPLL_FUNC_CNTL	,	V_182
tonga_dpm_table	,	V_287
PPSMC_MSG_VCEDPM_Disable	,	V_932
max_vddc_in_pp_table	,	V_603
CC_MC_MAX_CHANNEL	,	V_538
vddgfx_offset	,	V_608
CGS_IND_REG__SMC	,	V_25
PowerThrottle	,	V_490
"Invalid PCIe lane width!"	,	L_138
min_clocks	,	V_902
input	,	V_896
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_582
us_cac_low	,	V_13
RttEnable	,	V_407
"[ powerplay ] Pcie Dpm Enablemask is 0!"	,	L_61
GFP_KERNEL	,	V_208
to_be_deleted	,	V_851
minMvdd	,	V_390
tonga_setup_default_pcie_tables	,	F_107
"Single VDDCI entry VDDCI/MCLK dependency table "	,	L_143
sys_info	,	V_719
"[ powerplay ] Target_and_current_Profile_Index.	\(NL)				Curr_Sclk_Index does not match the level \n"	,	L_100
"Failed to unfreeze MCLK DPM during UnFreezeSclkMclkDPM Function!"	,	L_162
"8.0GB, x16"	,	L_183
PHM_SET_FIELD	,	F_84
best_match	,	V_887
us_calculated	,	V_12
tonga_smu	,	V_146
PPSMC_MSG_PCIeDPM_ForceLevel	,	V_144
SMU72_MAX_LEVELS_GRAPHICS	,	V_498
ucMemoryClockIndexHigh	,	V_874
mmMC_SEQ_PMG_DVS_CTL_LP	,	V_638
UvdLevelCount	,	V_305
tonga_enable_sclk_mclk_dpm	,	F_24
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_847
tonga_write_smc_sram_dword	,	F_148
PHM_PlatformCaps_UnTabledHardwareInterface	,	V_728
vMCLK_PWRMGT_CNTL	,	V_176
ul_fb_div	,	V_469
tonga_calculate_sclk_params	,	F_98
mmMC_SEQ_WR_CTL_D1_LP	,	V_646
"Failed to retrieve MVDD table."	,	L_30
seq_file	,	V_889
amd_dpm_forced_level	,	V_767
usClassification	,	V_846
PHM_PlatformCaps_ThermalOutGPIO	,	V_571
PP_SMC_TO_HOST_UL	,	F_65
Flags	,	V_426
tonga_set_max_fan_rpm_output	,	F_208
tonga_populate_mc_reg_address	,	F_149
tonga_populate_smc_boot_level	,	F_97
pData	,	V_693
FirmwareInfo	,	V_826
STATIC_SCREEN_THRESHOLD_UNIT	,	V_698
SamuLevelCount	,	V_327
"Invalid Parameter!"	,	L_131
outReg	,	V_618
mc_arb_dram_timing	,	V_679
ecclk	,	V_799
STATIC_SCREEN_THRESHOLD	,	V_699
pcie	,	V_856
"force highest pcie dpm state failed!"	,	L_86
SCLK_PWRMGT_CNTL	,	V_126
reference_clock	,	V_363
"Failed to retrieve SVI2 VDDCI table from dependancy table."	,	L_32
VDDC_VRHOT_GPIO_PINID	,	V_563
tonga_complete_dependency_tables	,	F_132
PHM_PlatformCaps_OD6PlusinACSupport	,	V_923
cgs_get_active_displays_info	,	F_90
spll_func_cntl	,	V_423
mmMC_SEQ_CAS_TIMING_LP	,	V_630
mmMC_SEQ_PMG_CMD_MRS1_LP	,	V_652
PCIeBootLinkLevel	,	V_559
SclkFrequency	,	V_429
mmMC_SEQ_RESERVE_M	,	V_673
level_mask	,	V_141
tonga_hwmgr	,	T_8
VCO_MODE	,	V_352
"force sclk dpm state failed!"	,	L_99
SCLK_MUX_SEL	,	V_436
SMU72_FIRMWARE_HEADER_LOCATION	,	V_147
max_voltage_steps	,	V_216
voltage_table	,	V_21
tonga_populate_smc_initial_state	,	F_111
tonga_enable_disable_uvd_dpm	,	F_195
VddcTable	,	V_230
phm_ppt_v1_information	,	V_93
PPSMC_MSG_API_GetMclkFrequency	,	V_894
tonga_setup_pcie_table_entry	,	F_106
PPSMC_MSG_VCEDPM_Enable	,	V_931
"Failed to program memory timing parameters!"	,	L_173
tonga_patch_lookup_table_with_leakage	,	F_128
last	,	V_660
"can not populate MVDD voltage table to SMC"	,	L_42
MclkFrequency	,	V_378
ixCG_DISPLAY_GAP_CNTL	,	V_701
"Failed to populate MCLK during PopulateNewDPMClocksStates Function!"	,	L_157
CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK	,	V_982
dll_speed	,	V_375
decode_pcie_lane_width	,	F_174
vCG_SPLL_SPREAD_SPECTRUM	,	V_170
tonga_setup_asic_task	,	F_134
eclk	,	V_320
vvalue	,	V_205
mmMPLL_SS1	,	V_189
CG_SPLL_FUNC_CNTL	,	V_432
pp_eventmgr	,	V_977
mmMPLL_SS2	,	V_191
"Failed to initialize ARB table index!"	,	L_122
PPSMC_MSG_API_GetSclkFrequency	,	V_893
tonga_get_ddr3_mclk_frequency_ratio	,	F_88
mclk_dpm_key_disabled	,	V_118
LinkLevelCount	,	V_299
PCIE_LC_SPEED_CNTL	,	V_817
psb	,	V_995
"can not populate VDDGFX voltage table to SMC"	,	L_41
psa	,	V_994
PHM_READ_FIELD	,	F_72
"can not find divide id for Dclk clock"	,	L_48
MpllFuncCntl	,	V_379
hw_ps	,	V_3
PHM_PlatformCaps_VCEPowerGating	,	V_753
ATOM_Tonga_State	,	T_32
tonga_check_s0_mc_reg_index	,	F_138
ulSclk	,	V_871
MpllAdFuncCntl	,	V_382
mmMC_SEQ_PMG_CMD_EMRS_LP	,	V_648
us_cac_high	,	V_15
RESETLC	,	V_133
mc_reg_table_entry	,	V_666
ucEngineClockIndexHigh	,	V_875
PHM_PlatformCaps_EnableSMU7ThermalManagement	,	V_749
"Too many voltage values for VDDCI. Trimming to fit state table."	,	L_37
min_engine_clock_in_sr	,	V_484
vddc_phase_shed_control	,	V_751
TONGA_VOLTAGE_CONTROL_BY_GPIO	,	V_218
ATOM_VIRTUAL_VOLTAGE_ID0	,	V_104
kzalloc	,	F_51
Vddci	,	V_268
MRDCK0_PDNB	,	V_376
now	,	V_1010
NOOFCHAN	,	V_539
McArbBurstTime	,	V_285
"Failed to populate and upload SCLK MCLK DPM levels!"	,	L_168
acpi_pcie_gen	,	V_884
is_update_required	,	V_988
"MVDD Voltage is outside the supported range."	,	L_54
atomctrl_get_engine_clock_spread_spectrum	,	F_99
VoltageDownHyst	,	V_400
ThermOutGpio	,	V_572
ulDefaultMemoryClock	,	V_828
tmp_result	,	V_614
"can not find VDDC voltage value for VDDC	\(NL)		engine clock dependency table"	,	L_59
equal	,	V_993
GraphicsDpmLevelCount	,	V_507
mmMC_SEQ_MISC_TIMING	,	V_631
mmMC_SEQ_MISC5	,	V_418
mmMC_SEQ_MISC6	,	V_419
mmMC_SEQ_MISC7	,	V_417
"Trying to Disable SCLK DPM when DPM is disabled"	,	L_15
mmSMC_MSG_ARG_0	,	V_139
gpio_pin_assignment	,	V_531
"Failed to read clock registers!"	,	L_103
PHM_PlatformCaps_AutomaticDCTransition	,	V_532
mmMC_SEQ_MISC0	,	V_193
"can not populate CAC voltage tables to SMC"	,	L_43
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_506
mmMC_SEQ_MISC1	,	V_671
tonga_get_voltage_index	,	F_8
boot_level	,	V_452
"Failed to initialize ACPI Level!"	,	L_73
mmMC_PMG_AUTO_CMD	,	V_672
AMD_THERMAL_IRQ_LAST	,	V_985
mmMC_ARB_DRAM_TIMING2	,	V_280
dpm_levels	,	V_31
SMU72_PIDController	,	V_581
pcie_lanes	,	V_515
temperatures	,	V_867
PHM_PlatformCaps_ControlVDDGFX	,	V_736
tonga_set_boot_state	,	F_40
"Failed to notify no display!"	,	L_124
pcie_lane_performance	,	V_76
tonga_is_dpm_running	,	F_9
tonga_smumgr	,	V_145
SMU72_MAX_LEVELS_LINK	,	V_518
MemoryInterval	,	V_555
tonga_calc_mm_voltage_dependency_table	,	F_126
"[ powerplay ] tonga_initializa_dynamic_state_adjustment_rule_settings failed!\n"	,	L_133
hardware	,	V_777
tonga_get_lowest_enable_level	,	F_122
mmMC_SEQ_G5PDX_CTRL_LP	,	V_628
"can not find divide id for engine clock"	,	L_50
pp_table	,	V_836
mmMC_SEQ_PMG_DVS_CMD_LP	,	V_636
PP_HOST_TO_SMC_US	,	F_59
CG_FDO_CTRL2	,	V_1000
SSEN	,	V_482
"Invalid VDDGFX value!"	,	L_7
"Invalid VDDC value!"	,	L_9
SMU72_Discrete_MCArbDramTimingTableEntry	,	V_274
tonga_set_fan_control_mode	,	F_216
min_vddc_in_pp_table	,	V_602
VDDC_VDDCI_DELTA	,	V_722
vddgfx_bootup_value	,	V_459
ucMemoryClockIndexLow	,	V_868
flags	,	V_849
"Failed to populate Clock Stretcher Data Table!"	,	L_80
phm_clock_and_voltage_limits	,	V_782
enabled	,	V_32
vddgfx	,	V_101
sclk_dpm_enable_mask	,	V_508
tonga_initialize_mc_reg_table	,	F_143
tonga_get_sclk_for_voltage_evv	,	F_20
GetIndexIntoMasterTable	,	F_176
ATOM_Tonga_DISALLOW_ON_DC	,	V_855
low	,	V_811
offsetof	,	F_19
clkV	,	V_480
McArbDramTiming2	,	V_284
clkS	,	V_479
PHM_PlatformCaps_SclkThrottleLowNotification	,	V_78
mclk_over_drive	,	V_808
dll_defaule_on	,	V_420
AverageGraphicsActivity	,	V_895
PHM_GET_FIELD	,	F_171
usSclkDependencyTableOffset	,	V_843
display	,	V_858
tonga_dpm_set_interrupt_state	,	F_210
cast_phw_tonga_power_state	,	F_1
"Failed to enable display gap!"	,	L_117
VOLTAGE_OBJ_GPIO_LUT	,	V_221
acp_clk	,	V_800
BapmVddGfxVidHiSidd2	,	V_252
DPMTABLE_UPDATE_MCLK	,	V_908
MclkPwrmgtCntl	,	V_384
PHM_PlatformCaps_CombinePCCWithThermalSignal	,	V_577
"Performance levels exceeds SMC limit!"	,	L_139
"Divide by 0!"	,	L_155
PP_SCLK	,	V_1007
limitRefreshrate	,	V_860
"Error calling VBIOS to set DRAM_TIMING."	,	L_46
pcie_gen_cap	,	V_519
levels	,	V_499
STATE1	,	V_687
TONGA_MAX_HARDWARE_POWERLEVELS	,	V_761
table_size	,	V_204
atomctrl_is_voltage_controled_by_gpio_v3	,	F_163
sclk_over_drive	,	V_806
vddInd	,	V_97
request_ps	,	V_814
cgs_display_info	,	V_391
tonga_populate_smv_acpi_level	,	F_93
vDLL_CNTL	,	V_174
CLKV	,	V_370
ucPCIEGenLow	,	V_872
CLKS	,	V_372
fan_ctrl_default_mode	,	V_999
phm_is_hw_access_blocked	,	F_204
MC_CG_ARB_FREQ_F0	,	V_683
MC_CG_ARB_FREQ_F1	,	V_684
THERMAL_INT_OUTPUT_GPIO_PINID	,	V_570
SamuBootLevel	,	V_326
CLKF	,	V_347
tonga_program_memory_timing_parameters_conditionally	,	F_199
fbdiv	,	V_467
int32_t	,	T_30
SMU72_Discrete_DpmTable	,	V_85
link_width	,	V_819
tonga_populate_smc_acp_level	,	F_80
mclk_edc_enable_threshold	,	V_67
tonga_patch_with_vdd_leakage	,	F_127
mc_reg_address	,	V_661
SclkDid	,	V_430
mmMC_SEQ_PMG_DVS_CTL	,	V_637
VRCONF_MVDD_SHIFT	,	V_263
voltage_level	,	V_422
ucPCIEGenHigh	,	V_876
SMU7_THERM_OUT_MODE_THERM_VRHOT	,	V_578
reference_divider	,	V_466
tonga_print_clock_levels	,	F_225
tonga_dpm_force_state_pcie	,	F_39
vce_arbiter	,	V_796
clkv	,	V_367
v_record	,	V_606
tonga_get_pp_table_entry	,	F_181
PECI_RegistryValue	,	T_22
STATE0	,	V_282
clks	,	V_365
uc_gpio_pin_bit_shift	,	V_565
PP_PCIEGen1	,	V_72
battery_state	,	V_786
"Failed to freeze SCLK MCLK DPM!"	,	L_167
request	,	V_942
mmDLL_CNTL	,	V_175
AMD_THERMAL_IRQ_HIGH_TO_LOW	,	V_981
vddci_voltage_table	,	V_214
VddGfxLevelCount	,	V_232
mvdd_control	,	V_219
ulSoftRegsStart	,	V_151
kmemdup	,	F_222
"Failed to update VCE DPM!"	,	L_170
FanTable	,	V_154
pcie_spc_cap	,	V_295
PhaseResponseTime	,	V_557
tonga_get_current_pcie_speed	,	F_170
"vce    %sabled\n"	,	L_150
voltageId	,	V_92
PHM_PlatformCaps_UVDPowerGating	,	V_752
UpHyst	,	V_398
Voltage	,	V_238
vddc_leakage	,	V_116
mvdd	,	V_265
"Failed to init power gate state!"	,	L_106
tonga_read_clock_registers	,	F_43
clk_frac	,	V_351
PHM_PlatformCaps_SMU7	,	V_750
PP_PCIEGen3	,	V_74
"Trying to Force PCIE level when DPM is disabled"	,	L_26
PP_PCIEGen2	,	V_918
temp	,	V_192
mmMPLL_FUNC_CNTL	,	V_183
memory_level	,	V_389
src_id	,	V_975
mclk_strobe_mode_threshold	,	V_65
Vddc	,	V_267
display_gap	,	V_700
mask_low	,	V_210
"Voltage Dependency Table empty."	,	L_27
ixCG_SPLL_SPREAD_SPECTRUM_2	,	V_173
phm_ppt_v1_voltage_lookup_table	,	T_1
PHM_PlatformCaps_DisableMclkSwitchingForFrameLock	,	V_809
tonga_reset_asic_tasks	,	F_159
memory_clock	,	V_273
"Failed to retrieve VDDCI table."	,	L_31
PHM_PlatformCaps_MemorySpreadSpectrumSupport	,	V_360
overdriveLimit	,	V_807
tonga_program_display_gap	,	F_206
actual_voltage	,	V_112
SamuLevel	,	V_328
PHM_PlatformCaps_EngineSpreadSpectrumSupport	,	V_477
"Failed to enable ACPI power management!"	,	L_105
cgs_write_ind_register	,	F_26
sclk_table	,	V_99
virtual_voltage_id	,	V_89
mpll_func_cntl	,	V_337
enableVariBright	,	V_861
TONGA_UNUSED_GPIO_PIN	,	V_567
TCLK	,	V_970
arb_regs	,	V_275
entryId	,	V_91
MPLL_FUNC_CNTL_1	,	V_346
Phases	,	V_270
MRDCK1_BYPASS	,	V_451
usTargetOperatingTemp	,	V_551
"Lookup Table is full."	,	L_3
record	,	V_7
us_ulv_voltage_offset	,	V_542
mmMC_SEQ_G5PDX_CMD0_LP	,	V_624
"\n [  mclk  ]: %u MHz\n\n [  sclk  ]: %u MHz\n"	,	L_145
tonga_freeze_sclk_mclk_dpm	,	F_189
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_940
pcieDpmLevel	,	V_509
mmMC_SEQ_WR_CTL_D1	,	V_645
advanceFanControlParameters	,	V_948
mmMC_SEQ_WR_CTL_D0	,	V_643
AMD_DPM_FORCED_LEVEL_MANUAL	,	V_1006
vMPLL_SS1	,	V_188
SPLL_RESET	,	V_434
"Failed to initialize Boot Level!"	,	L_79
"Invalid Powerstate Type!"	,	L_1
diff	,	V_217
tonga_patch_clock_voltage_limits_with_vddgfx_leakage	,	F_130
tonga_convert_mc_registers	,	F_150
vMPLL_SS2	,	V_190
smio_pattern	,	V_421
tonga_hwmgr_backend_fini	,	F_160
table_info	,	V_878
tonga_populate_smc_link_level	,	F_75
mmMC_SEQ_PMG_TIMING_LP	,	V_654
vddgfx_lookup_table	,	V_107
PHM_PlatformCaps_DisableVoltageIsland	,	V_726
CNB_PWRMGT_CNTL	,	V_744
tonga_set_s0_mc_reg_index	,	F_139
numEntries	,	V_694
CGS_SYSTEM_INFO_PCIE_MLW	,	V_766
acp_power_gated	,	V_202
speed_spectrum_percentage	,	V_368
tonga_trim_single_dpm_states	,	F_191
""	,	L_179
vce_clocks	,	V_794
DISP_GAP_MCHG	,	V_705
CG_STATIC_SCREEN_PARAMETER	,	V_697
"SCLK dependency table is missing. This table is mandatory"	,	L_64
mvdd_voltage_table	,	V_222
VddGfxTable	,	V_233
VRCONF_VDDCI_SHIFT	,	V_260
VceLevel	,	V_318
mmMC_SEQ_DLL_STBY_LP	,	V_622
"can not find divide id for VCE engine clock"	,	L_49
"Failed to enable Sclk DPM and Mclk DPM!"	,	L_13
vdd_offset	,	V_607
ECCLK	,	V_798
tonga_init_sclk_threshold	,	F_133
atomctrl_get_voltage_table_v3	,	F_57
dll_cntl	,	V_333
vce_power_gated	,	V_200
soft_pp_table_size	,	V_1002
DpmTable	,	V_149
AcpLevelCount	,	V_322
CGS_SYSTEM_INFO_PG_FLAGS	,	V_756
tonga_get_pp_table_entry_callback_func	,	F_180
tonga_apply_dal_minimum_voltage_request	,	F_114
PPSMC_Result	,	T_11
mcArbDramTimingTable	,	V_156
SMU_VoltageLevel	,	T_12
CG_ARB_REQ	,	V_690
"Failed to populate SCLK during PopulateNewDPMClocksStates Function!"	,	L_156
McArbDramTiming	,	V_283
uc_pll_ref_div	,	V_468
tonga_populate_cac_tables	,	F_64
CONVERT_FROM_HOST_TO_SMC_UL	,	F_17
mclk_pwrmgt_cntl	,	V_334
phw_tonga_ulv_parm	,	T_9
mid_pcie_level_enabled	,	V_503
GENERAL_PWRMGT	,	V_124
YCLK_POST_DIV	,	V_355
AMD_DPM_FORCED_LEVEL_LOW	,	V_770
PPSMC_MSG_SetFanPwmMax	,	V_950
config	,	V_253
CONVERT_FROM_HOST_TO_SMC_US	,	F_91
stable_pstate_mclk	,	V_785
dpm_table	,	V_29
mm_dep_table	,	V_304
GNB_SLOW_MODE	,	V_745
pp_clock_type	,	V_1004
bw_ctrl	,	V_345
MPLL_DQ_FUNC_CNTL	,	V_357
"Trying to Unforce DPM when DPM is disabled. Returning without sending SMC message."	,	L_96
memoryClock	,	V_805
vMPLL_DQ_FUNC_CNTL	,	V_180
GraphicsLevel	,	V_428
Version	,	V_158
"Failed to initialize SMC table!"	,	L_121
leakage_id	,	V_113
display_timing	,	V_410
ACPILevel	,	V_425
tonga_unforce_dpm_levels	,	F_121
golden_dpm_table	,	V_527
"Failed to retrieve SVI2 VDDC table from lookup table."	,	L_34
TemperatureLimitLow	,	V_553
info	,	V_392
tonga_force_dpm_highest	,	F_116
CG_CLKPIN_CNTL_2	,	V_968
dpm_level	,	V_772
allowed_vdd_sclk_table	,	V_525
"Failed to process firmware header!"	,	L_119
MemoryACPILevel	,	V_445
psclk_table	,	V_900
count	,	V_9
"Single MCLK entry VDDCI/MCLK dependency table "	,	L_141
smumgr	,	V_20
tonga_get_sleep_divider_id_from_clock	,	F_100
PCIE_PERF_REQ_GEN3	,	V_917
PCIE_PERF_REQ_GEN2	,	V_919
"Failed to generate DPM level enabled mask!"	,	L_169
PCIE_PERF_REQ_GEN1	,	V_944
min_clock_insr	,	V_493
speed_cntl	,	V_815
validflag	,	V_674
"Failed to disable pcie DPM during DPM stop Function!"	,	L_20
mmMC_SEQ_RD_CTL_D0_LP	,	V_640
PCIE_LC_LINK_WIDTH_CNTL	,	V_820
tonga_update_and_upload_mc_reg_table	,	F_198
smc_state_table	,	V_298
SMU72_Discrete_MCRegisters	,	T_27
vddc_dep_on_dal_pwrl	,	V_599
ul_fb_divider	,	V_470
ulv	,	V_35
qdr	,	V_364
PHM_PlatformCaps_DisableMCLS	,	V_69
PHM_PlatformCaps_DisableMemoryTransition	,	V_64
SMU72_Discrete_MCArbDramTimingTable	,	T_13
acpi_pcie_perf_request	,	F_188
vddc_bootup_value	,	V_458
VCLK	,	V_865
platformCaps	,	V_60
tonga_populate_smc_vdd_ci_table	,	F_61
VceLevelCount	,	V_316
"Failed to disable Sclk DPM and Mclk DPM!"	,	L_21
cgs_add_irq_source	,	F_212
states	,	V_898
tonga_populate_clock_stretcher_data_table	,	F_104
mc_data	,	V_668
CURR_MCLK_INDEX	,	V_584
activity_percent	,	V_891
"[ powerplay ] VBIOS did not find boot engine clock value \(NL)			in dependency table. Using Graphics DPM level 0!"	,	L_56
DISPLAY_GAP_VBLANK	,	V_706
tonga_populate_mvdd_value	,	F_92
tonga_update_vce_dpm	,	F_197
divide	,	V_967
"*"	,	L_178
vclk	,	V_309
"Voltage Table empty."	,	L_4
power_source	,	V_792
VOLTAGE_TYPE_VDDGFX	,	V_110
DLL_SPEED	,	V_374
pp_hwmgr	,	V_4
"can not populate VDDCI voltage table to SMC"	,	L_40
ThermOutMode	,	V_575
PP_StateUILabel_Performance	,	V_888
"Failed to populate VRConfig setting!"	,	L_81
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_142
is_memory_GDDR5	,	V_194
dramTiming	,	V_276
arbFreqDest	,	V_678
tonga_populate_and_upload_sclk_mclk_dpm_levels	,	F_190
PHM_READ_INDIRECT_FIELD	,	F_173
phw_tonga_leakage_voltage	,	T_24
"%d: %uMhz %s\n"	,	L_177
phm_ppt_v1_voltage_lookup_record	,	T_2
PP_PCIE	,	V_1009
PHM_PlatformCaps_RegulatorHot	,	V_566
mmMC_SEQ_PMG_TIMING	,	V_653
display_count	,	V_412
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_536
ENOMEM	,	V_209
"force lowest mclk dpm state failed!"	,	L_101
mc_cg_config	,	V_682
fan_ctrl_is_in_default_mode	,	V_998
mmMC_PMG_CMD_MRS2	,	V_655
sram_end	,	V_87
mmMC_PMG_CMD_MRS1	,	V_651
strobe_mode	,	V_331
tonga_get_svi2_vdd_ci_voltage_table	,	F_53
mm_boot_level_value	,	V_937
"Failed to unfreeze SCLK MCLK DPM!"	,	L_174
SWRST_COMMAND_1	,	V_132
"Failed to get memory type!"	,	L_104
dc_compatible	,	V_882
lookup_table	,	V_88
tonga_populate_smc_vce_level	,	F_79
VRConfig	,	V_255
CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK	,	V_980
context	,	V_987
tonga_init_arb_table_index	,	F_147
"Failed to initialize MC reg table!"	,	L_115
ixCG_SPLL_FUNC_CNTL_2	,	V_165
ui_label	,	V_789
ixCG_SPLL_FUNC_CNTL_4	,	V_169
ixCG_SPLL_FUNC_CNTL_3	,	V_167
validation	,	V_852
MinVoltage	,	V_312
ATOM_Tonga_MCLK_Dependency_Table	,	T_35
SMIO_Pattern	,	T_19
phw_tonga_mc_reg_table	,	T_25
phase_delay	,	V_211
VOLTAGE_TYPE_MVDDC	,	V_220
tonga_enable_voltage_control	,	F_135
"en"	,	L_149
index	,	V_244
tonga_get_svi2_vdd_voltage_table	,	F_54
classification	,	V_788
CG_SPLL_SPREAD_SPECTRUM_2	,	V_483
"Failed to Write ARB settings for the initial state."	,	L_77
"Trying to Disable MCLK DPM when DPM is disabled"	,	L_17
atomctrl_get_mpll_reference_clock	,	F_85
display_gap2	,	V_953
cg_thermal_int	,	V_976
MRDCK1_RESET	,	V_448
SPLL_REF_DIV	,	V_471
PPTONGA_STATICSCREENTHRESHOLDUNIT_DFLT	,	V_56
smum_send_msg_to_smc_with_parameter	,	F_37
dpm_table_start	,	V_84
sclk_activity_level_threshold	,	V_487
"Failed to notify link speed change after state change!"	,	L_176
"PSPP request to switch to Gen1 from Gen2 Failed!"	,	L_164
ixLCAC_CPL_CNTL	,	V_123
CG_SPLL_SPREAD_SPECTRUM	,	V_481
mmMC_SEQ_DLL_STBY	,	V_621
"Failed to start DPM!"	,	L_126
ATOM_Tonga_POWERPLAYTABLE	,	T_33
tonga_fan_ctrl_reset_fan_speed_to_default	,	F_219
"SCLK dependency table has to have is missing. This table is mandatory"	,	L_65
pp_atomctrl_voltage_table	,	T_6
cl_kf	,	V_349
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_534
cgs_system_info	,	V_718
cgs_query_system_info	,	F_164
"Trying to freeze SCLK DPM when DPM is disabled"	,	L_151
pgolden_dpm_table	,	V_920
DisplayWatermark	,	V_408
atomctrl_get_memory_clock_spread_spectrum	,	F_86
tonga_patch_clock_voltage_lomits_with_vddc_leakage	,	F_129
table	,	V_207
ixCG_FREQ_TRAN_VOTING_1	,	V_710
tonga_set_pp_table	,	F_223
phm_ppt_v1_clock_voltage_dependency_table	,	T_10
ixCG_FREQ_TRAN_VOTING_2	,	V_711
ixCG_FREQ_TRAN_VOTING_0	,	V_709
ixCG_FREQ_TRAN_VOTING_5	,	V_714
max	,	V_71
ixCG_FREQ_TRAN_VOTING_6	,	V_715
ixCG_FREQ_TRAN_VOTING_3	,	V_712
burstTime	,	V_278
ixCG_FREQ_TRAN_VOTING_4	,	V_713
PP_StateClassificationFlag_Boot	,	V_885
EnabledForThrottle	,	V_397
PHM_PlatformCaps_NonABMSupportInPPLib	,	V_62
GraphicsBootLevel	,	V_453
tonga_calc_voltage_dependency_tables	,	F_125
VOLTAGE_SCALE	,	V_231
ixCG_FREQ_TRAN_VOTING_7	,	V_716
"VDD dependency on SCLK table is missing.	\(NL)		This table is mandatory"	,	L_92
use_pcie_performance_levels	,	V_516
"Lookup Table empty."	,	L_2
arbFreqSrc	,	V_677
bacos	,	V_886
vdd_ci_control	,	V_223
PPSMC_SWSTATE_FLAG_DC	,	V_427
tonga_convert_mc_reg_table_entry_to_smc	,	F_151
DLL_CNTL	,	V_449
CAC_EN	,	V_120
size_t	,	T_37
"Failed to initialize Memory Level!"	,	L_72
mc_reg_table_data	,	V_695
speed_spectrum_rate	,	V_366
ThermalInterval	,	V_548
FEATURE_STATUS	,	V_26
DPM_ENABLED	,	V_748
mclk_activity_target	,	V_402
"[ powerplay ] Voltage value looks like a Leakage ID but it's not patched \n"	,	L_102
high_limit	,	V_926
VoltageInterval	,	V_547
get_pcie_gen_support	,	F_108
VRCONF_VDDGFX_SHIFT	,	V_256
"Failed to stop DPM!"	,	L_128
mmMC_SEQ_MISC_TIMING2	,	V_633
tonga_convert_mc_reg_table_to_smc	,	F_152
mmGPIOPAD_A	,	V_574
pcie_gen_performance	,	V_70
cf_tonga_voltage_control	,	F_136
level	,	V_529
mclk	,	V_330
"Failed to contruct voltage tables!"	,	L_114
pcie_dpm_enable_mask	,	V_301
SMU72_Discrete_MemoryLevel	,	T_16
"power state did not have any performance level"	,	L_158
PcieGenSpeed	,	V_290
entries	,	V_10
atomctrl_get_voltage_evv_on_sclk	,	F_22
tonga_populate_smc_samu_level	,	F_81
pstate2	,	V_992
pstate1	,	V_991
info_id	,	V_755
pll_post_divider	,	V_314
"Failed to initialize MCRegTable for the MC register addresses!"	,	L_111
"%d: %s %s\n"	,	L_180
vddcgfx_leakage	,	V_111
reg_value	,	V_504
high_limit_count	,	V_928
tonga_init_smc_table	,	F_112
ucEngineClockIndexLow	,	V_870
STATIC_PM_EN	,	V_198
tonga_generate_dpm_level_enable_mask	,	F_193
MC_SEQ_MISC0_GDDR5_VALUE	,	V_195
BWCTRL	,	V_344
"Failed to find DPM states clocks in DPM table!"	,	L_165
dividers	,	V_302
activity_target	,	V_505
DISPLAY_GAP_IGNORE	,	V_704
PP_Min_PCIEGen	,	V_523
PPSMC_MSG_MCLKDPM_SetEnabledMask	,	V_143
pp_atomctrl_clock_dividers_vi	,	T_14
pLeakageTable	,	V_609
tonga_start_dpm	,	F_28
tonga_populate_smc_mvdd_table	,	F_62
voltage_dependency_table	,	V_213
phm_cap_set	,	F_14
low_limit	,	V_925
frame_time_in_us	,	V_955
backend	,	V_34
tonga_dpm_force_state	,	F_36
vdd_dep_on_mclk	,	V_225
tonga_upload_dpm_level_enable_mask	,	F_115
temporary_state	,	V_850
soft_pp_table	,	V_717
static_screen_threshold	,	V_57
tonga_initializa_dynamic_state_adjustment_rule_settings	,	F_119
VddciLevelCount	,	V_234
"Failed to initialize MCRegTable for driver state!"	,	L_112
PHM_PlatformCaps_DynamicACTiming	,	V_63
MemoryDpmLevelCount	,	V_511
mmMC_SEQ_G5PDX_CTRL	,	V_627
"Failed to request link speed change before state change!"	,	L_166
MpllFuncCntl_1	,	V_380
MpllFuncCntl_2	,	V_381
state_entry	,	V_840
param1	,	V_292
pp_atomctrl_mc_reg_table	,	T_26
PHM_PlatformCaps_StepVddc	,	V_535
yclk_sel	,	V_359
tonga_dpm_patch_boot_state	,	F_175
mm_table	,	V_303
Divider	,	V_321
AcpBootLevel	,	V_323
BapmVddGfxVidLoSidd	,	V_250
ps	,	V_812
powerplay_table	,	V_841
tonga_request_link_speed_change_before_state_change	,	F_187
mmBIOS_SCRATCH_4	,	V_616
tonga_disable_dpm_tasks	,	F_158
AMD_PG_SUPPORT_VCE	,	V_758
tonga_cps	,	V_912
dclk	,	V_311
mmMC_SEQ_MISC_TIMING2_LP	,	V_634
CcPwrDynRm1	,	V_444
s0	,	V_662
s1	,	V_663
bVoltageFound	,	V_206
tonga_initial_switch_from_arb_f0_to_f1	,	F_146
sclk_dep_table	,	V_842
DCLK	,	V_866
tonga_pptable_funcs	,	V_1015
BootMVdd	,	V_461
CG_CLKPIN_CNTL	,	V_972
ixCG_SPLL_FUNC_CNTL	,	V_163
phm_hwmgr_backend_fini	,	F_161
VoltageChangeTimeout	,	V_130
tonga_send_msg_to_smc_return_parameter	,	F_34
mc_reg_table_start	,	V_153
smio_low	,	V_212
MemoryThermThrottleEnable	,	V_558
tonga_program_memory_timing_parameters	,	F_74
BapmVddcVidHiSidd2	,	V_249
"Failed to initialize SAMU Level!"	,	L_76
cast_const_phw_tonga_power_state	,	F_3
PPSMC_NoDisplay	,	V_19
cgs_read_register	,	F_35
PPSMC_DISPLAY_WATERMARK_LOW	,	V_409
minimum_clocks	,	V_779
tonga_program_voting_clients	,	F_156
uint8_t	,	T_5
ss_info	,	V_361
ATOM_FIRMWARE_INFO_V2_2	,	T_31
device	,	V_24
atomctrl_get_engine_pll_dividers_vi	,	F_95
tonga_set_valid_flag	,	F_142
MRDCK1_PDNB	,	V_377
tonga_sort_lookup_table	,	F_131
hw_state	,	V_927
frev	,	V_823
clock_registers	,	V_161
tonga_populate_single_graphic_level	,	F_101
phw_tonga_mc_reg_entry	,	T_28
seq_printf	,	F_184
min	,	V_73
cgs_write_register	,	F_118
pp_atomctrl_gpio_pin_assignment	,	T_23
dep_mclk_table	,	V_879
tonga_get_dpm_level_enable_mask_value	,	F_11
le16_to_cpu	,	F_179
PHM_WRITE_FIELD	,	F_25
SclkStepSize	,	V_562
tonga_update_uvd_dpm	,	F_196
vddc_voltage_table	,	V_228
uint32_t	,	T_3
DclkFrequency	,	V_310
power_state	,	V_835
PHM_READ_VFPF_INDIRECT_FIELD	,	F_10
tc	,	V_966
voting_rights_clients7	,	V_53
PP_PCIEGenInvalid	,	V_734
voting_rights_clients6	,	V_51
tonga_populate_smc_vddc_table	,	F_58
tonga_hwmgr_init	,	F_226
voting_rights_clients5	,	V_49
buf	,	V_1003
voting_rights_clients4	,	V_47
PreVBlankGap	,	V_962
voting_rights_clients3	,	V_45
"Failed to upload dpm data to SMC memory!"	,	L_82
voting_rights_clients2	,	V_43
XTALIN_DIVIDE	,	V_973
pp_interrupt_registration_info	,	V_984
voting_rights_clients1	,	V_41
voting_rights_clients0	,	V_39
"dis"	,	L_148
Frequency	,	V_319
MC_ARB_CG	,	V_689
mpll_param	,	V_342
get_pcie_lane_support	,	F_109
num_entries	,	V_665
dllStateOn	,	V_332
vCG_SPLL_FUNC_CNTL	,	V_162
"Failed to retrieve SVI2 VDDGFX table from lookup table."	,	L_33
vddcInd	,	V_605
pptable_func	,	V_1014
tonga_copy_bytes_to_smc	,	F_18
YCLK_SEL	,	V_358
tonga_dpm_get_sclk	,	F_169
samclock	,	V_329
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT7	,	V_54
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT5	,	V_50
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT6	,	V_52
tonga_fan_ctrl_stop_smc_fan_control	,	F_217
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT3	,	V_46
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT4	,	V_48
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT1	,	V_42
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT2	,	V_44
module_index	,	V_676
PhwTonga_Magic	,	V_881
TONGA_VOLTAGE_CONTROL_NONE	,	V_393
encode_pcie_lane_width	,	F_76
"Engine clock can't satisfy stutter requirement!"	,	L_58
PPSMC_SYSTEMFLAG_GDDR5	,	V_537
thermal_interrupt_info	,	V_983
ixLCAC_MC1_CNTL	,	V_122
pcie_gen_bootup_value	,	V_832
atomctrl_get_pp_assign_pin	,	F_113
"Set Sclk Dpm enable Mask failed"	,	L_84
"Failed to enable MCLK DPM during DPM Start Function!"	,	L_11
"force highest sclk dpm state failed!"	,	L_87
VRHotGpio	,	V_564
VddciTable	,	V_235
PPSMC_MSG_ResetToDefaults	,	V_271
ATOM_Tonga_SCLK_Dependency_Table	,	T_34
mode_info	,	V_952
PPTONGA_VOTINGRIGHTSCLIENTS_DFLT0	,	V_40
EdcReadEnable	,	V_405
tonga_enable_dpm_tasks	,	F_157
mmMC_SEQ_PMG_CMD_MRS_LP	,	V_650
mmMC_SEQ_WR_CTL_2	,	V_657
"can not find divide id for Vclk clock"	,	L_47
cgs_read_ind_register	,	F_44
printk	,	F_23
AMD_THERMAL_IRQ_LOW_TO_HIGH	,	V_978
PHM_PlatformCaps_OD6PlusinDCSupport	,	V_924
mmMC_SEQ_WR_CTL_D0_LP	,	V_644
clock_percent	,	V_922
vblank_time_us	,	V_960
tonga_construct_voltage_tables	,	F_56
MpllSs1	,	V_386
MpllSs2	,	V_387
LC_CURRENT_DATA_RATE	,	V_818
pspp_notify_required	,	V_916
vddc_vddci_delta	,	V_269
SMU7_THERM_OUT_MODE_DISABLE	,	V_579
"PSPP request to switch to Gen2 from Gen3 Failed!"	,	L_163
acp_arbiter	,	V_801
"[ powerplay ] Trying to set Enable Mask when DPM is disabled \n"	,	L_83
vMPLL_FUNC_CNTL_1	,	V_184
platform_descriptor	,	V_59
vMPLL_FUNC_CNTL_2	,	V_186
VceBootLevel	,	V_317
"Trying to Disable PCIE DPM when DPM is disabled"	,	L_19
tonga_populate_memory_timing_parameters	,	F_70
PHM_WRITE_VFPF_INDIRECT_FIELD	,	F_29
tonga_get_mclk_frequency_ratio	,	F_87
tonga_get_power_state_size	,	F_167
mask	,	V_1005
disallowOnDC	,	V_853
mmMC_SEQ_PMG_CMD_MRS2_LP	,	V_656
tonga_set_private_var_based_on_pptale	,	F_120
"VDD dependency on MCLK table is missing.	\(NL)		This table is mandatory"	,	L_94
DISPLAY_GAP_VBLANK_OR_WM	,	V_959
voltage	,	V_22
tonga_check_states_equal	,	F_215
last_mclk_dpm_enable_mask	,	V_929
pcie_entry_count	,	V_495
burst_time	,	V_681
PP_DAL_POWERLEVEL_NOMINAL	,	V_597
ixLCAC_MC0_CNTL	,	V_121
ATOM_Tonga_ENABLE_VARIBRIGHT	,	V_862
"[ powerplay ] Failed to setup PCC HW register!	\(NL)				Wrong GPIO assigned for VDDC_PCC_GPIO_PINID! \n"	,	L_134
acpclk	,	V_802
refresh_rate	,	V_957
"Failed to Disable MCLK DPM during DPM stop Function!"	,	L_18
DclkDivider	,	V_315
StrobeRatio	,	V_416
pEntry	,	V_692
tonga_performance_level	,	V_838
"Failed to populate initialize MC Reg table!"	,	L_123
PP_StateClassificationFlag_ACPI	,	V_883
PHM_PlatformCaps_TablelessHardwareInterface	,	V_739
sclk_threshold	,	V_83
AcpLevel	,	V_324
thermal_controller	,	V_947
mmMC_ARB_DRAM_TIMING_1	,	V_685
tonga_fan_ctrl_set_static_mode	,	F_218
"Failed to program static screen threshold parameters!"	,	L_116
DeepSleepDivId	,	V_431
mmMC_SEQ_WR_CTL_2_LP	,	V_658
"Trying to freeze MCLK DPM when DPM is disabled"	,	L_153
usBootUpVDDCVoltage	,	V_830
"Failed to enable pcie DPM during DPM Start Function!"	,	L_14
enable	,	V_930
evclk	,	V_797
mpll_dq_func_cntl	,	V_336
MC_SEQ_CNTL_3	,	V_119
vdd_dep_on_sclk	,	V_96
tonga_get_evv_voltage	,	F_21
pp_atomctrl_memory_clock_param	,	T_17
mclk_dpm_enable_mask	,	V_512
MAX_REGULAR_DPM_NUMBER	,	V_513
us_cac_mid	,	V_14
tonga_read_smc_sram_dword	,	F_42
"Invalid VramInfo table."	,	L_109
"Get EVV Voltage Failed.  Abort Driver loading!"	,	L_132
static_screen_threshold_unit	,	V_55
GraphicsThermThrottleEnable	,	V_545
tonga_stop_dpm	,	F_32
tonga_trim_voltage_table	,	F_50
tonga_populate_vr_config	,	F_67
CgSpllFuncCntl	,	V_437
PP_DAL_POWERLEVEL_ULTRALOW	,	V_594
vbios_boot_state	,	V_395
tonga_force_dpm_lowest	,	F_123
tonga_get_xclk	,	F_209
usBootUpVDDCIVoltage	,	V_831
tonga_disable_sclk_mclk_dpm	,	F_31
pp_atomctrl_internal_ss_info	,	T_18
VOLTAGE_CONTROLLER_ON	,	V_27
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_172
PPSMC_MSG_VCEDPM_SetEnabledMask	,	V_941
MPLL_FUNC_CNTL	,	V_343
SPLL_PWRON	,	V_433
pcie_speed	,	V_1011
CcPwrDynRm	,	V_443
performance_levels	,	V_530
PPSMC_MSG_SetFanRpmMax	,	V_965
"Failed to initialize switch from ArbF0 to F1!"	,	L_120
PHM_PlatformCaps_ClockStretcher	,	V_108
"Trying to Force MCLK when DPM is disabled"	,	L_25
PPTONGA_STATICSCREENTHRESHOLD_DFLT	,	V_58
CG_SPLL_FUNC_CNTL_2	,	V_435
SMU7_THERM_OUT_MODE_THERM_ONLY	,	V_576
CG_SPLL_FUNC_CNTL_3	,	V_474
"VDD dependency on MCLK table has to have is missing.	 \(NL)		This table is mandatory"	,	L_95
kfree	,	F_52
private_data	,	V_974
BapmVddGfxVidHiSidd	,	V_251
CG_DISPLAY_GAP_CNTL	,	V_702
spll_func_cntl_4	,	V_463
spll_func_cntl_3	,	V_462
"Trying to force SCLK when DPM is disabled"	,	L_24
MPLL_AD_FUNC_CNTL	,	V_354
disable_mclk_switching_for_frame_lock	,	V_781
tonga_set_power_state_tasks	,	F_202
tonga_populate_smc_voltage_tables	,	F_66
tonga_add_voltage	,	F_4
mmMC_SEQ_MISC_TIMING_LP	,	V_632
PHM_PlatformCaps_EnableMVDDControl	,	V_737
level_array_size	,	V_497
spll_func_cntl_2	,	V_424
hwmgr	,	V_5
tonga_initialize_dpm_defaults	,	F_12
table_clk_vlt	,	V_589
tonga_init_power_gate_state	,	F_47
Pattern	,	V_237
tonga_apply_state_adjust_rules	,	F_166
fw_info	,	V_822
gfx_arbiter	,	V_82
hardwareActivityPerformanceLevels	,	V_760
us_max_fan_pwm	,	V_946
LC_LINK_WIDTH_RD	,	V_821
"Too many voltage values for MVDD. Trimming to fit state table."	,	L_38
EINVAL	,	V_813
STUTTER_ENABLE	,	V_415
GLOBAL_PWRMGT_EN	,	V_125
tonga_dpm_force_state_mclk	,	F_38
tmp_voltage_lookup_record	,	V_613
usReferenceClock	,	V_971
pcie_speed_table	,	V_288
CURR_SCLK_INDEX	,	V_583
num_existing_displays	,	V_411
CgSpllFuncCntl4	,	V_440
udelay	,	F_27
tonga_display_configuration_changed_task	,	F_207
tonga_check_smc_update_required_for_display_configuration	,	F_213
CgSpllFuncCntl2	,	V_438
DPMTABLE_OD_UPDATE_MCLK	,	V_907
CgSpllFuncCntl3	,	V_439
msg	,	V_17
tonga_hwmgr_backend_init	,	F_162
magic	,	V_880
hwmgr_func	,	V_1012
data	,	V_33
"[ powerplay ] Can not allocate space for vddc_dep_on_dal_pwrl! \n"	,	L_91
threshold	,	V_489
microcode_version_info	,	V_159
pg_acp_init	,	V_203
maxEntry	,	V_500
tonga_register_internal_thermal_interrupt	,	F_211
"Failed to initialize UVD Level!"	,	L_78
SpllSpreadSpectrum2	,	V_442
uc_pll_post_div	,	V_473
"Failed to update SCLK threshold!"	,	L_171
vddc	,	V_100
SmioTable2	,	V_242
gpio_debug	,	V_729
tonga_program_static_screen_threshold_parameters	,	F_154
mmMC_ARB_DRAM_TIMING2_1	,	V_686
AMD_PG_SUPPORT_UVD	,	V_757
SmioTable1	,	V_236
mcRegisterTable	,	V_152
ixCG_SPLL_SPREAD_SPECTRUM	,	V_171
MinMvdd	,	V_394
PP_AC_DC_SWITCH_GPIO_PINID	,	V_568
leakage_index	,	V_610
offset	,	V_892
pptable	,	V_95
"There must be 1 or more PCIE levels defined in PPTable."	,	L_60
mvdd_bootup_value	,	V_396
UvdBootLevel	,	V_306
mpll_fb_divider	,	V_348
has_display	,	V_16
DATA	,	V_825
call_back	,	V_986
tonga_reset_single_dpm_table	,	F_105
dpm_count	,	V_921
tonga_find_boot_level	,	F_96
minimumClocksReductionPercentage	,	V_763
mmMC_SEQ_IO_DEBUG_DATA	,	V_587
PPSMC_MSG_UVDDPM_Enable	,	V_933
"MCLK dependency table is missing. This table is mandatory"	,	L_66
PHM_PlatformCaps_ABM	,	V_61
CLKFRAC	,	V_350
PHM_PlatformCaps_PCIEPerformanceRequest	,	V_945
"Failed to initialize Link Level!"	,	L_70
"[ powerplay ] VDDC and VDDGFX should be both on SVI2 control in splitted mode! \n"	,	L_44
PPTONGA_TARGETACTIVITY_DFLT	,	V_721
"Trying to Unfreeze MCLK DPM when DPM is disabled"	,	L_161
pnew_state	,	V_899
DownThreshold	,	V_296
pre_vbi_time_in_us	,	V_954
tonga_copy_and_switch_arb_sets	,	F_145
SMU72_SoftRegisters	,	V_129
mmMC_CG_CONFIG	,	V_688
parameter	,	V_138
MpllDqFuncCntl	,	V_383
current_link_speed	,	V_915
tonga_enable_disable_vce_dpm	,	F_194
lowest_pcie_level_enabled	,	V_502
tonga_enable_display_gap	,	F_155
MCLK_PWRMGT_CNTL	,	V_373
TemperatureLimitHigh	,	V_549
PP_DAL_POWERLEVEL_PERFORMANCE	,	V_598
VR_MERGED_WITH_VDDC	,	V_259
"can not populate memory level as memory clock is zero"	,	L_62
PP_Max_PCIELane	,	V_522
value	,	V_23
bootState	,	V_528
tonga_mc_reg_table	,	V_675
atomctrl_set_engine_dram_timings_rv770	,	F_71
performance_level_count	,	V_790
tonga_get_dependecy_volt_by_clk	,	F_68
"does not match VBIOS boot MCLK level"	,	L_142
pcie_lane	,	V_810
tonga_update_sclk_threshold	,	F_15
mmMCLK_PWRMGT_CNTL	,	V_177
SPLL_DITHEN	,	V_476
ucPCIELaneHigh	,	V_873
usMaxFanPWM	,	V_949
"Failed to reset to default!"	,	L_129
MUX_TCLK_TO_XCLK	,	V_969
DownHyst	,	V_399
VOLTAGE_OBJ_SVID2	,	V_735
VOLTAGE_TYPE_VDDCI	,	V_224
mpll_ss1	,	V_340
voltage_control	,	V_227
mpll_ss2	,	V_341
PP_DAL_POWERLEVEL_LOW	,	V_596
cgs_atom_get_data_table	,	F_177
"Failed to initialize ACP Level!"	,	L_75
VDDC_PCC_GPIO_PINID	,	V_742
KERN_ERR	,	V_258
SMU72_Discrete_MCRegisterSet	,	T_29
VR_SVI2_PLANE_1	,	V_254
VR_SVI2_PLANE_2	,	V_257
sclk	,	V_90
tonga_get_memory_type	,	F_45
PHM_WRITE_INDIRECT_FIELD	,	F_30
"[ powerplay ] Target_and_current_Profile_Index. \(NL)						Curr_Mclk_Index does not match the level \n"	,	L_90
SystemFlags	,	V_533
PCIeGenInterval	,	V_560
