@W: MO235 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl":21:2:21:5|Converted Mux instance with loopback soutr[3] (in view: work.contring00(behavior)) to Latch
@W: MO129 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\contring00.vhdl":21:2:21:5|Sequential instance W01.soutr[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl":19:2:19:5|Sequential instance W02.outcoder_1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl":19:2:19:5|Sequential instance W02.outcoder_1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl":19:2:19:5|Sequential instance W02.outcoder_1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\word00\coder00.vhdl":19:2:19:5|Sequential instance W02.outcoder_1[0] is reduced to a combinational gate by constant propagation.
@W: MT529 :"c:\users\alejandro\desktop\5to semestre\arquitectura de computadoras\practicas de entrenamiento\divosc00vhdl\div00.vhdl":22:1:22:2|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including W00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
