\hypertarget{class_linear_regression_1_1_structural}{\section{Structural Architecture Reference}
\label{class_linear_regression_1_1_structural}\index{Structural@{Structural}}
}


Per il calcolo dei parametri della regressione vengono utilizzati opportunamente dei moltiplicatori e addizionatori/sottrattori. Per effettuare i calcoli in fixed point vengono adoperati opportuni troncamenti/ espansioni dei segnali. Il componente ha un'architettura pipelined, cosÃ¬ come mostrato nello schema di seguito, nel quale sono indicati, usando la notazione standard, le rappresentazioni binarie dei segnali dato in signed fixed-\/point. Si noti che il segnale \char`\"{}load\char`\"{} agisce solo sul primo dei registri della pipe. .  


\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___linear_regression_ga26754353fa942392a9799290b42c41c7}{Generic\+Buffer}  {\bfseries }  
\item 
\hyperlink{group___linear_regression_ga3cf9cbfc3e637ae0660c32ceef50386f}{multiplier}  {\bfseries }  
\item 
\hyperlink{group___linear_regression_ga11e2a27abb1e6d6d48bbaae0f5de7aeb}{subtractor}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___linear_regression_ga2f2ba1395426f682c5257c7549946eba}{prim\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale prim bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga78bc8ef63466051b7ffb10623742f533}{sum2\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale sum2 bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga57cfc074edece68bd9f101450a41c749}{b\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale b bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga105472cae8c43a185e95b2b4015eef7e}{sum1\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale sum1 bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga41b9aecdd19c390ca6c709455261ebab}{c\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale c bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gacd3d8e92fe616148f1e148b474c065d5}{a\+\_\+buff0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale a bufferizzato, uscita del pipe-\/stage 0 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga47ffff025ca221db798ee154ae332d1e}{mult1\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T1 espressa su 48 bit, di cui 9 per la parte intera e 39 per quella decimale (m.\+n = 8.\+39). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gac6c586bcd10a70e181cf575558678c99}{mult2\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T2 espressa su 48 bit, di cui 3 per la parte intera e 45 per quella decimale (m.\+n = 2.\+45). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gafc18f2d32e281bafbb9ecebb30a79221}{mult3\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{29} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T3 espressa su 30 bit, di cui 9 per la parte intera e 21 per quella decimale (m.\+n = 8.\+21). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga5a0832f93305c3e0a37293a00e17a538}{mult4\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T4 espressa su 48 bit, di cui 3 per la parte intera e 45 per quella decimale (m.\+n = 2.\+45). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gaa62b4451249556c1f9acb08b9bb1ba81}{P1\+\_\+buff1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di M\+U\+L\+T1 deve essere espressa su 24 bit, di cui 8 bit per la parte intera e 16 per quella decimale ( m.\+n = 7.\+16 ). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga8f8c92d3996ed1be653d65bfa9a063da}{P2\+\_\+buff1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di M\+U\+L\+T2 deve essere espressa su 24 bit, di cui 1 per la parte intera e 23 per quella decimale (m.\+n = 0.\+23). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga70180d04f093d439774c11c332debaab}{P3\+\_\+buff1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di M\+U\+L\+T3 deve essere espressa su 24 bit di cui 8 sono per la parte intera, e 16 per quella decimale (m.\+n = 7.\+16). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga585547e50aaeb76d801f21626a57c3d2}{P4\+\_\+buff1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di M\+U\+L\+T4 deve essere espressa su 24 bit, di cui 1 per la parte intera e 23 per quella decimale ( m.\+n = 0.\+23 ). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga0b1d7216ccdaa159c21444c410f676a4}{A\+\_\+buff1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale A bufferizzato, uscita del pipe-\/stage 1 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gaf847f35901bdae7b10eff5f0576735ec}{S5} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di S\+U\+B5 deve essere espressa su 24 bit, di cui 8 per la parte intera e 16 per quella decimale ( m.\+n = 7.\+16 ). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gaad1e5951d0d38888c5deafab1b89df1a}{S6} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em L'uscita di S\+U\+B6 deve essere espressa su 24 bit, di cui 1 per la parte intera e 23 per quella decimale ( m.\+n = 0.\+23 ). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_ga549acc079099c46203bf0354c074168e}{S5\+\_\+buff2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{group___linear_regression_ga83f2ab4c9d8081134917130650ea5756}{S6\+\_\+buff2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{group___linear_regression_ga4dc688dc5e1ddabfe74823107d9f643e}{A\+\_\+buff2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale A bufferizzato, uscita del pipe-\/stage 2 \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gae1fb15e247aa1abc0a406f879fbe6627}{mult\+M\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T\+M espressa su 48 bit, di cui 14 per la parte intera e 34 per quella decimale (m.\+n = 13.\+34). \end{DoxyCompactList}\item 
\hyperlink{group___linear_regression_gab45555807d57a057b5cd46161e28b6a5}{mult\+Q\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Uscita di M\+U\+L\+T\+Q espressa su 48 bit, di cui 7 per la parte intera e 41 per quella decimale (m.\+n = 6.\+41). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_linear_regression_1_1_structural_a18083ee6230f5eaa964e698d28b33c8e}{pipestage0\+\_\+buff\+\_\+prim}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso prim, 6 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a2cc966f9e487a342b140941f0e08b0e3}{pipestage0\+\_\+buff\+\_\+a}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso A, 24 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a9907462fa9f74221862307948f010a3f}{pipestage0\+\_\+buff\+\_\+b}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso B, 24 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a2a2f46e1cff149263f8bdbf752ab030c}{pipestage0\+\_\+buff\+\_\+c}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso C, 24 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a887437c4bb6b33e25dd4dda6a3a473d3}{pipestage0\+\_\+buff\+\_\+sum1}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso Sum1, 24 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a0713cfc68348d42071bc61be0790d6f5}{pipestage0\+\_\+buff\+\_\+sum2}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 0 per l'ingresso Sum2, 24 bit \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_adf80c8ef67f9eb716830cfb9a6d3a980}{mult3}  {\bfseries multiplier}   
\item 
\hyperlink{class_linear_regression_1_1_structural_a7c5c7b6fb03b66e49b0eb767162f01a8}{mult2}  {\bfseries multiplier}   
\item 
\hyperlink{class_linear_regression_1_1_structural_abe2dbada52541335e367815bffe06c28}{mult1}  {\bfseries multiplier}   
\item 
\hyperlink{class_linear_regression_1_1_structural_a65ae62ab3b1e6675bf4e4bcf572d2025}{mult4}  {\bfseries multiplier}   
\item 
\hyperlink{class_linear_regression_1_1_structural_a273de05d7892fd1febb31d1c6fab5120}{pipestage1\+\_\+buff\+\_\+a}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 1 per l'ingresso A, 24 bit~\newline
 \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_aa4ecb297c24eee090576a63597934c3c}{pipestage1\+\_\+buff\+\_\+p1}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 1 per il segnale P1, 24 bit~\newline
 Viene effettuato anche il cambio di rappresentazione dell'uscita di M\+U\+L\+T1 da 48 bit, di cui 9 per la parte intera (m.\+n = 8.\+39) a 24 bit, di cui 8 per la parte intera (m.\+n = 7.\+16). Viene troncato 1 bit in testa e 23 in coda. \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a9cb3bc10f620d667a657ecca4aa0b59a}{pipestage1\+\_\+buff\+\_\+p2}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 1 per il segnale P2, 24 bit~\newline
 Viene effettuato il cambio di rappresentazione dell'uscita di M\+U\+L\+T2 da 48 bit, di cui 3 per la parte intera (m.\+n = 2.\+45) a 24 bit, di cui 1 per la parte intera (m.\+n = 0.\+23). Quindi tronchiamo 2 bit in testa e 22 in coda. \end{DoxyCompactList}\item 
\hyperlink{class_linear_regression_1_1_structural_a561aaea076fe5b5174fc967b43b9a50b}{pipestage1\+\_\+buff\+\_\+p3}  {\bfseries Generic\+Buffer}   
\begin{DoxyCompactList}\small\item\em buffer di pipe-\/stage 1 per il segnale P3, 24 bit~\newline
 Viene effettuato il cambio di rappresentazione dell'uscita di M\+U\+L\+T3 da 30 bit, di cui 9 per la parte intera (m.\+n = 8.\+21) a 24 bit, di cui 8 per la parte intera (m.\+n = 7.\+16). Quindi tronchiamo 1 bit in testa e 5 in coda. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}
Per il calcolo dei parametri della regressione vengono utilizzati opportunamente dei moltiplicatori e addizionatori/sottrattori. Per effettuare i calcoli in fixed point vengono adoperati opportuni troncamenti/ espansioni dei segnali. Il componente ha un'architettura pipelined, cosÃ¬ come mostrato nello schema di seguito, nel quale sono indicati, usando la notazione standard, le rappresentazioni binarie dei segnali dato in signed fixed-\/point. Si noti che il segnale \char`\"{}load\char`\"{} agisce solo sul primo dei registri della pipe. . 

\paragraph*{Rappresentazione dei segnali intermedi}

La rappresentazione ottimale per i segnali intermedi Ã¨ stata scelta in base a valori trovati empiricamente con 10\+M test preliminari, in modo da minimizzare il numero di bit usati per la loro rappresentazione ed, al contempo, minimizzare l' errore commesso nella loro rappresentazione. \begin{TabularC}{5}
\hline
\rowcolor{lightgray}{\bf Componente }&{\bf Ingressi }&{\bf Uscita }&{\bf Intervallo }&{\bf Rappresentazione~\newline
Ottimale  }\\\cline{1-5}
M\+U\+L\+T1 &B (Q\textsubscript{-\/1.\+24})~\newline
Sum1 (Q\textsubscript{8.\+15}) &mult1\+\_\+out (Q\textsubscript{8.\+39}) &\mbox{[}-\/0.\+3; 56\mbox{]} &P1 (Q\textsubscript{7.\+16})$\ast$  \\\cline{1-5}
M\+U\+L\+T2 &Sum2 (Q\textsubscript{2.\+21})~\newline
B (Q\textsubscript{-\/1.\+24}) &mult2\+\_\+out (Q\textsubscript{2.\+45}) &\mbox{[}-\/0.\+02; 0.\+9090\mbox{]} &P2 (Q\textsubscript{0.\+23})  \\\cline{1-5}
M\+U\+L\+T3 &Sum2 (Q\textsubscript{2.\+21})~\newline
Prim (Q\textsubscript{5.\+0}) &mult3\+\_\+out (Q\textsubscript{8.\+21}) &\mbox{[}-\/2.\+37; 80\mbox{]} &P3 (Q\textsubscript{7.\+16})  \\\cline{1-5}
M\+U\+L\+T4 &Sum1 (Q\textsubscript{8.\+15})~\newline
C(Q\textsubscript{-\/7.\+30}) &mult4\+\_\+out (Q\textsubscript{2.\+45}) &\mbox{[}-\/0.\+0049; 0.\+95\mbox{]} &P4 (Q\textsubscript{0.\+23})  \\\cline{1-5}
S\+U\+B5 &P3(Q\textsubscript{7.\+16})~\newline
P1(Q\textsubscript{7.\+16}) &S5 (Q\textsubscript{7.\+16}) &\mbox{[}-\/0.\+13; 19.\+21\mbox{]} &Q\textsubscript{7.\+16}  \\\cline{1-5}
S\+U\+B6 &P4(Q\textsubscript{0.\+23})~\newline
P2(Q\textsubscript{0.\+23}) &S6 (Q\textsubscript{0.\+23}) &\mbox{[}-\/0.\+08; 0.\+08\mbox{]} &Q\textsubscript{0.\+23}  \\\cline{1-5}
M\+U\+L\+T\+M &A(Q\textsubscript{5.\+18})~\newline
S5(Q\textsubscript{7.\+16}) &mult\+M\+\_\+out (Q\textsubscript{13.\+34}) &\mbox{[}-\/27; 606\mbox{]} &m (Q\textsubscript{10.\+13})  \\\cline{1-5}
M\+U\+L\+T\+Q &A(Q\textsubscript{5.\+18})~\newline
S6(Q\textsubscript{0.\+23}) &mult\+Q\+\_\+out (Q\textsubscript{6.\+41}) &\mbox{[}-\/2.\+62; 2.\+59\mbox{]} &q (Q\textsubscript{2.\+21})  \\\cline{1-5}
\end{TabularC}
$\ast$\+N.B. La rappresentazione ottimale sarebbe Q\textsubscript{6.\+17}, ma il segnale va sommato con P3, la cui rappresentazione Ã¨ Q\textsubscript{7.\+16}, per cui si Ã¨ adottata quest'ultima. 

\subsection{Documentazione dei membri dato}
\hypertarget{class_linear_regression_1_1_structural_abe2dbada52541335e367815bffe06c28}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!mult1@{mult1}}
\index{mult1@{mult1}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{mult1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mult1} {\bfseries \textcolor{vhdlchar}{multiplier}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_abe2dbada52541335e367815bffe06c28}
\hypertarget{class_linear_regression_1_1_structural_a7c5c7b6fb03b66e49b0eb767162f01a8}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!mult2@{mult2}}
\index{mult2@{mult2}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{mult2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mult2} {\bfseries \textcolor{vhdlchar}{multiplier}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a7c5c7b6fb03b66e49b0eb767162f01a8}
\hypertarget{class_linear_regression_1_1_structural_adf80c8ef67f9eb716830cfb9a6d3a980}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!mult3@{mult3}}
\index{mult3@{mult3}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{mult3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mult3} {\bfseries \textcolor{vhdlchar}{multiplier}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_adf80c8ef67f9eb716830cfb9a6d3a980}
\hypertarget{class_linear_regression_1_1_structural_a65ae62ab3b1e6675bf4e4bcf572d2025}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!mult4@{mult4}}
\index{mult4@{mult4}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{mult4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mult4} {\bfseries \textcolor{vhdlchar}{multiplier}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a65ae62ab3b1e6675bf4e4bcf572d2025}
\hypertarget{class_linear_regression_1_1_structural_a2cc966f9e487a342b140941f0e08b0e3}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+a@{pipestage0\+\_\+buff\+\_\+a}}
\index{pipestage0\+\_\+buff\+\_\+a@{pipestage0\+\_\+buff\+\_\+a}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+a} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a2cc966f9e487a342b140941f0e08b0e3}


buffer di pipe-\/stage 0 per l'ingresso A, 24 bit 

\hypertarget{class_linear_regression_1_1_structural_a9907462fa9f74221862307948f010a3f}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+b@{pipestage0\+\_\+buff\+\_\+b}}
\index{pipestage0\+\_\+buff\+\_\+b@{pipestage0\+\_\+buff\+\_\+b}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+b} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a9907462fa9f74221862307948f010a3f}


buffer di pipe-\/stage 0 per l'ingresso B, 24 bit 

\hypertarget{class_linear_regression_1_1_structural_a2a2f46e1cff149263f8bdbf752ab030c}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+c@{pipestage0\+\_\+buff\+\_\+c}}
\index{pipestage0\+\_\+buff\+\_\+c@{pipestage0\+\_\+buff\+\_\+c}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+c} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a2a2f46e1cff149263f8bdbf752ab030c}


buffer di pipe-\/stage 0 per l'ingresso C, 24 bit 

\hypertarget{class_linear_regression_1_1_structural_a18083ee6230f5eaa964e698d28b33c8e}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+prim@{pipestage0\+\_\+buff\+\_\+prim}}
\index{pipestage0\+\_\+buff\+\_\+prim@{pipestage0\+\_\+buff\+\_\+prim}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+prim}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+prim} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a18083ee6230f5eaa964e698d28b33c8e}


buffer di pipe-\/stage 0 per l'ingresso prim, 6 bit 

\hypertarget{class_linear_regression_1_1_structural_a887437c4bb6b33e25dd4dda6a3a473d3}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+sum1@{pipestage0\+\_\+buff\+\_\+sum1}}
\index{pipestage0\+\_\+buff\+\_\+sum1@{pipestage0\+\_\+buff\+\_\+sum1}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+sum1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+sum1} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a887437c4bb6b33e25dd4dda6a3a473d3}


buffer di pipe-\/stage 0 per l'ingresso Sum1, 24 bit 

\hypertarget{class_linear_regression_1_1_structural_a0713cfc68348d42071bc61be0790d6f5}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage0\+\_\+buff\+\_\+sum2@{pipestage0\+\_\+buff\+\_\+sum2}}
\index{pipestage0\+\_\+buff\+\_\+sum2@{pipestage0\+\_\+buff\+\_\+sum2}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage0\+\_\+buff\+\_\+sum2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage0\+\_\+buff\+\_\+sum2} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a0713cfc68348d42071bc61be0790d6f5}


buffer di pipe-\/stage 0 per l'ingresso Sum2, 24 bit 

\hypertarget{class_linear_regression_1_1_structural_a273de05d7892fd1febb31d1c6fab5120}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage1\+\_\+buff\+\_\+a@{pipestage1\+\_\+buff\+\_\+a}}
\index{pipestage1\+\_\+buff\+\_\+a@{pipestage1\+\_\+buff\+\_\+a}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage1\+\_\+buff\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage1\+\_\+buff\+\_\+a} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a273de05d7892fd1febb31d1c6fab5120}


buffer di pipe-\/stage 1 per l'ingresso A, 24 bit~\newline
 

\hypertarget{class_linear_regression_1_1_structural_aa4ecb297c24eee090576a63597934c3c}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage1\+\_\+buff\+\_\+p1@{pipestage1\+\_\+buff\+\_\+p1}}
\index{pipestage1\+\_\+buff\+\_\+p1@{pipestage1\+\_\+buff\+\_\+p1}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage1\+\_\+buff\+\_\+p1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage1\+\_\+buff\+\_\+p1} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_aa4ecb297c24eee090576a63597934c3c}


buffer di pipe-\/stage 1 per il segnale P1, 24 bit~\newline
 Viene effettuato anche il cambio di rappresentazione dell'uscita di M\+U\+L\+T1 da 48 bit, di cui 9 per la parte intera (m.\+n = 8.\+39) a 24 bit, di cui 8 per la parte intera (m.\+n = 7.\+16). Viene troncato 1 bit in testa e 23 in coda. 

\hypertarget{class_linear_regression_1_1_structural_a9cb3bc10f620d667a657ecca4aa0b59a}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage1\+\_\+buff\+\_\+p2@{pipestage1\+\_\+buff\+\_\+p2}}
\index{pipestage1\+\_\+buff\+\_\+p2@{pipestage1\+\_\+buff\+\_\+p2}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage1\+\_\+buff\+\_\+p2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage1\+\_\+buff\+\_\+p2} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a9cb3bc10f620d667a657ecca4aa0b59a}


buffer di pipe-\/stage 1 per il segnale P2, 24 bit~\newline
 Viene effettuato il cambio di rappresentazione dell'uscita di M\+U\+L\+T2 da 48 bit, di cui 3 per la parte intera (m.\+n = 2.\+45) a 24 bit, di cui 1 per la parte intera (m.\+n = 0.\+23). Quindi tronchiamo 2 bit in testa e 22 in coda. 

\hypertarget{class_linear_regression_1_1_structural_a561aaea076fe5b5174fc967b43b9a50b}{\index{Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}!pipestage1\+\_\+buff\+\_\+p3@{pipestage1\+\_\+buff\+\_\+p3}}
\index{pipestage1\+\_\+buff\+\_\+p3@{pipestage1\+\_\+buff\+\_\+p3}!Linear\+Regression\+::\+Structural@{Linear\+Regression\+::\+Structural}}
\subsubsection[{pipestage1\+\_\+buff\+\_\+p3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pipestage1\+\_\+buff\+\_\+p3} {\bfseries \textcolor{vhdlchar}{Generic\+Buffer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{class_linear_regression_1_1_structural_a561aaea076fe5b5174fc967b43b9a50b}


buffer di pipe-\/stage 1 per il segnale P3, 24 bit~\newline
 Viene effettuato il cambio di rappresentazione dell'uscita di M\+U\+L\+T3 da 30 bit, di cui 9 per la parte intera (m.\+n = 8.\+21) a 24 bit, di cui 8 per la parte intera (m.\+n = 7.\+16). Quindi tronchiamo 1 bit in testa e 5 in coda. 



La documentazione per questa classe Ã¨ stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
Src/\hyperlink{_linear_regression_8vhd}{Linear\+Regression.\+vhd}\end{DoxyCompactItemize}
