
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_write_0/top_fifo_103x16_write_0/top_fifo_103x16_write_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_write_0/top_fifo_103x16_write_0/top_fifo_103x16_write_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_write/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_write_0/top_fifo_103x32_write_0/top_fifo_103x32_write_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_write_0/top_fifo_103x32_write_0/top_fifo_103x32_write_0.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_write/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/static_logic/proc_sys_reset_0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'top_i/static_logic/proc_sys_reset_0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'top_i/static_logic/proc_sys_reset_0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'top_i/static_logic/proc_sys_reset_0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/static_logic/processing_system7_0/inst'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/static_logic/processing_system7_0/inst'
Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/z70x0_loc.xdc]
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/z70x0_loc.xdc]
Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/z7020_loc.xdc]
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/z7020_loc.xdc]
Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.672 ; gain = 494.320
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc]
Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/hwdll.xdc]
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/hwdll.xdc]
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0/top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0/top_fifo_103x16_rresp_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_write_0/top_fifo_103x16_write_0/top_fifo_103x16_write_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x16_write_0/top_fifo_103x16_write_0/top_fifo_103x16_write_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x16_write/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0/top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0/top_fifo_103x32_rresp_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_write_0/top_fifo_103x32_write_0/top_fifo_103x32_write_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [c:/xilinx/ide/ide.srcs/sources_1/bd/top/ip/top_fifo_103x32_write_0/top_fifo_103x32_write_0/top_fifo_103x32_write_0_clocks.xdc] for cell 'top_i/static_logic/elink2/fifo_103x32_write/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1071.672 ; gain = 857.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1071.672 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 155bbb70c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22da4a1f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.672 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 303 cells.
Phase 2 Constant Propagation | Checksum: 28fe2368b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1071.672 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2459 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 956 unconnected cells.
Phase 3 Sweep | Checksum: 1985a1e8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.672 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1071.672 ; gain = 0.000
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 1985a1e8b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 198337cdd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1155.852 ; gain = 0.000
Ending Power Optimization Task | Checksum: 198337cdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.852 ; gain = 84.180
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1155.852 ; gain = 84.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1155.852 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/xilinx/ide/ide.runs/impl_1/top_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1155.852 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_00' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_01' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_02' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_03' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_04' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_05' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_06' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_07' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_08' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_09' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_10' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_11' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_12' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_13' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_14' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'interrupt' in reconfigurable module 'top_i/reconfigurable_logic/reconfigurable_module_15' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1155.852 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: d26126f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.852 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: d26126f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1155.852 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: d26126f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1155.852 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: fe401a72

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1155.852 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac7c1982

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.852 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 211b1addb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.852 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727
Phase 1.2 Build Placer Netlist Model | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727
Phase 1 Placer Initialization | Checksum: 1b0b38046

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.578 ; gain = 16.727

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14a8d2479

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a8d2479

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1594dd39f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13451c86a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 13451c86a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11c263578

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18e8c6500

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1197.480 ; gain = 41.629

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1cbdf3a67

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 1201.598 ; gain = 45.746
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1cbdf3a67

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 1201.598 ; gain = 45.746

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1cbdf3a67

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1202.578 ; gain = 46.727

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1cbdf3a67

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 3.7.4 Place Remaining
Phase 3.7.4 Place Remaining | Checksum: 17ac5dea8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 3.7 Small Shape Detail Placement | Checksum: 17ac5dea8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 145c0997e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 3 Detail Placement | Checksum: 145c0997e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 160ad5f66

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 160ad5f66

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 160ad5f66

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1f9f1f872

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1f9f1f872

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1f9f1f872

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.617. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4.1.3 Post Placement Optimization | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4.1 Post Commit Optimization | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1b3411b0d

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4.4 Placer Reporting | Checksum: 1b3411b0d

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1203.602 ; gain = 47.750

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18eb9dca2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1203.602 ; gain = 47.750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18eb9dca2

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1203.602 ; gain = 47.750
Ending Placer Task | Checksum: ae739693

Time (s): cpu = 00:01:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1203.602 ; gain = 47.750
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 1203.602 ; gain = 47.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1203.602 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1203.602 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1203.602 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1203.602 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 243e776a ConstDB: 0 ShapeSum: 8a351f29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c20ec44a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.184 ; gain = 67.582

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c20ec44a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1276.973 ; gain = 73.371

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c20ec44a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1286.273 ; gain = 82.672
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c0c62915

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1328.770 ; gain = 125.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.725 | TNS=-1.562 | WHS=-0.184 | THS=-354.759|

Phase 2 Router Initialization | Checksum: 2073d9f54

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1336.051 ; gain = 132.449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 177a9fdbc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1336.051 ; gain = 132.449

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3978
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 3003e0cd1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1336.051 ; gain = 132.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.459 | TNS=-0.725 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 24c3f01e0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1336.051 ; gain = 132.449

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 223453643

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1339.336 ; gain = 135.734
Phase 4.1.2 GlobIterForTiming | Checksum: 25d204c6d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1339.336 ; gain = 135.734
Phase 4.1 Global Iteration 0 | Checksum: 25d204c6d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1339.336 ; gain = 135.734

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 23250bd82

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1339.336 ; gain = 135.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.226 | TNS=-0.226 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 10b6a2b08

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1339.336 ; gain = 135.734

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 168a0459a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1339.449 ; gain = 135.848
Phase 4.2.2 GlobIterForTiming | Checksum: 1f264464d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1339.449 ; gain = 135.848
Phase 4.2 Global Iteration 1 | Checksum: 1f264464d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1339.449 ; gain = 135.848

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 11c1f2378

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1339.449 ; gain = 135.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.230 | TNS=-0.230 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1cac8d736

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1339.449 ; gain = 135.848
Phase 4 Rip-up And Reroute | Checksum: 1cac8d736

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1339.449 ; gain = 135.848

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2476c9251

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1339.449 ; gain = 135.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.226 | TNS=-0.226 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2a8dda995

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1339.449 ; gain = 135.848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a8dda995

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1339.449 ; gain = 135.848
Phase 5 Delay and Skew Optimization | Checksum: 2a8dda995

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1339.449 ; gain = 135.848

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2cc332ffc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1339.449 ; gain = 135.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.223 | TNS=-0.223 | WHS=-1.280 | THS=-1.280 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 35b58f09f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.781 ; gain = 363.180
Phase 6 Post Hold Fix | Checksum: 35b58f09f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.781 ; gain = 363.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.0482 %
  Global Horizontal Routing Utilization  = 8.42486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: 31ea6bff8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.781 ; gain = 363.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 31ea6bff8

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.781 ; gain = 363.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c0ddeda8

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1566.781 ; gain = 363.180

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2ac1b4df9

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1566.781 ; gain = 363.180
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 | WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2ac1b4df9

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1566.781 ; gain = 363.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1566.781 ; gain = 363.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 1566.781 ; gain = 363.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.781 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/xilinx/ide/ide.runs/impl_1/top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 11:50:58 2016...
