$date
	Mon Feb 24 00:18:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 8 ! PC [7:0] $end
$var reg 1 " CLK $end
$var reg 1 # PCsrc $end
$var reg 8 $ immediate [7:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # PCsrc $end
$var wire 8 & immediate [7:0] $end
$var wire 1 % reset $end
$var reg 8 ' PC [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
0%
#15000
b1 !
b1 '
1"
#20000
0"
#25000
b10 !
b10 '
1"
#30000
0"
b10000 $
b10000 &
1#
#35000
b10000 !
b10000 '
1"
#40000
0"
0#
#45000
b10001 !
b10001 '
1"
#50000
0"
b100000 $
b100000 &
1#
#55000
b100000 !
b100000 '
1"
#60000
0"
0#
#65000
b100001 !
b100001 '
1"
#70000
0"
b110000 $
b110000 &
1#
#75000
b110000 !
b110000 '
1"
#80000
0"
0#
#85000
b110001 !
b110001 '
1"
#90000
b0 !
b0 '
0"
1%
#95000
1"
#100000
0"
