

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:21:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       58|  0.580 us|  0.580 us|   59|   59|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 26 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 27 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_4_loc = alloca i64 1"   --->   Operation 28 'alloca' 'arr_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_5_loc = alloca i64 1"   --->   Operation 29 'alloca' 'arr_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_6_loc = alloca i64 1"   --->   Operation 30 'alloca' 'arr_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_7_loc = alloca i64 1"   --->   Operation 31 'alloca' 'arr_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arr_8_loc = alloca i64 1"   --->   Operation 32 'alloca' 'arr_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_9_loc = alloca i64 1"   --->   Operation 33 'alloca' 'arr_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_10_loc = alloca i64 1"   --->   Operation 34 'alloca' 'arr_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_11_loc = alloca i64 1"   --->   Operation 35 'alloca' 'arr_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_12_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arr_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:22]   --->   Operation 47 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:97]   --->   Operation 48 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln22_1" [d2.cpp:22]   --->   Operation 49 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln22" [d2.cpp:22]   --->   Operation 50 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 52 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 53 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 54 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 55 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 56 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 57 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 58 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln22 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln22_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:22]   --->   Operation 59 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 60 [1/2] (1.22ns)   --->   "%call_ln22 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln22_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:22]   --->   Operation 60 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 61 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 62 '%mul_ln31 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_12 : Operation 62 [1/1] (2.84ns)   --->   "%mul_ln31 = mul i32 %arg1_r_8_loc_load, i32 19" [d2.cpp:31]   --->   Operation 62 'mul' 'mul_ln31' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 63 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 64 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 65 '%mul_ln27 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_13 : Operation 65 [1/1] (2.84ns)   --->   "%mul_ln27 = mul i32 %arg1_r_9_loc_load, i32 38" [d2.cpp:27]   --->   Operation 65 'mul' 'mul_ln27' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln30 = shl i32 %arg1_r_9_loc_load, i32 1" [d2.cpp:30]   --->   Operation 66 'shl' 'shl_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %shl_ln30" [d2.cpp:30]   --->   Operation 67 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_loc_load" [d2.cpp:30]   --->   Operation 68 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 69 '%arr_13 = mul i64 %zext_ln30, i64 %zext_ln30_1'
ST_13 : Operation 69 [1/1] (2.62ns)   --->   "%arr_13 = mul i64 %zext_ln30, i64 %zext_ln30_1" [d2.cpp:30]   --->   Operation 69 'mul' 'arr_13' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %arg1_r_8_loc_load" [d2.cpp:31]   --->   Operation 70 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i32 %mul_ln31" [d2.cpp:31]   --->   Operation 71 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 72 '%arr_14 = mul i64 %zext_ln31_1, i64 %zext_ln31'
ST_13 : Operation 72 [1/1] (2.62ns)   --->   "%arr_14 = mul i64 %zext_ln31_1, i64 %zext_ln31" [d2.cpp:31]   --->   Operation 72 'mul' 'arr_14' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 73 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 74 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 75 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 76 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 77 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 78 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 79 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [2/2] (0.42ns)   --->   "%call_ln31 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, i64 %arr_14, i64 %arr_13, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %mul_ln27, i32 %mul_ln27, i32 %mul_ln31, i64 %arr_12_loc, i64 %arr_11_loc, i64 %arr_10_loc, i64 %arr_9_loc, i64 %arr_8_loc, i64 %arr_7_loc, i64 %arr_6_loc, i64 %arr_5_loc, i64 %arr_4_loc" [d2.cpp:31]   --->   Operation 80 'call' 'call_ln31' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 81 [1/2] (0.79ns)   --->   "%call_ln31 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, i64 %arr_14, i64 %arr_13, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %mul_ln27, i32 %mul_ln27, i32 %mul_ln31, i64 %arr_12_loc, i64 %arr_11_loc, i64 %arr_10_loc, i64 %arr_9_loc, i64 %arr_8_loc, i64 %arr_7_loc, i64 %arr_6_loc, i64 %arr_5_loc, i64 %arr_4_loc" [d2.cpp:31]   --->   Operation 81 'call' 'call_ln31' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 82 '%mul_ln61 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_15 : Operation 82 [1/1] (2.84ns)   --->   "%mul_ln61 = mul i32 %arg1_r_7_loc_load, i32 38" [d2.cpp:61]   --->   Operation 82 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 83 '%mul_ln65 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_15 : Operation 83 [1/1] (2.84ns)   --->   "%mul_ln65 = mul i32 %arg1_r_6_loc_load, i32 19" [d2.cpp:65]   --->   Operation 83 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 84 '%mul_ln75 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_15 : Operation 84 [1/1] (2.84ns)   --->   "%mul_ln75 = mul i32 %arg1_r_5_loc_load, i32 38" [d2.cpp:75]   --->   Operation 84 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%arr_6_loc_load = load i64 %arr_6_loc"   --->   Operation 85 'load' 'arr_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%arr_5_loc_load = load i64 %arr_5_loc"   --->   Operation 86 'load' 'arr_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i32 %arg1_r_1_loc_load" [d2.cpp:52]   --->   Operation 87 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln55_2 = shl i32 %arg1_r_3_loc_load, i32 1" [d2.cpp:55]   --->   Operation 88 'shl' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i32 %shl_ln55_2" [d2.cpp:55]   --->   Operation 89 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %arg1_r_4_loc_load" [d2.cpp:59]   --->   Operation 90 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %arg1_r_6_loc_load" [d2.cpp:61]   --->   Operation 91 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i32 %mul_ln61" [d2.cpp:61]   --->   Operation 92 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 93 '%mul_ln61_1 = mul i64 %zext_ln61_1, i64 %zext_ln61'
ST_16 : Operation 93 [1/1] (2.62ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln61_1, i64 %zext_ln61" [d2.cpp:61]   --->   Operation 93 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 94 '%mul_ln62 = mul i64 %zext_ln55_2, i64 %zext_ln30_1'
ST_16 : Operation 94 [1/1] (2.62ns)   --->   "%mul_ln62 = mul i64 %zext_ln55_2, i64 %zext_ln30_1" [d2.cpp:62]   --->   Operation 94 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln63 = shl i32 %arg1_r_2_loc_load, i32 1" [d2.cpp:63]   --->   Operation 95 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %shl_ln63" [d2.cpp:63]   --->   Operation 96 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 97 '%mul_ln63 = mul i64 %zext_ln63, i64 %zext_ln52_1'
ST_16 : Operation 97 [1/1] (2.62ns)   --->   "%mul_ln63 = mul i64 %zext_ln63, i64 %zext_ln52_1" [d2.cpp:63]   --->   Operation 97 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %mul_ln65" [d2.cpp:65]   --->   Operation 98 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 99 '%mul_ln65_1 = mul i64 %zext_ln65, i64 %zext_ln61'
ST_16 : Operation 99 [1/1] (2.62ns)   --->   "%mul_ln65_1 = mul i64 %zext_ln65, i64 %zext_ln61" [d2.cpp:65]   --->   Operation 99 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 100 '%mul_ln66 = mul i64 %zext_ln63, i64 %zext_ln30_1'
ST_16 : Operation 100 [1/1] (2.62ns)   --->   "%mul_ln66 = mul i64 %zext_ln63, i64 %zext_ln30_1" [d2.cpp:66]   --->   Operation 100 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %arg1_r_1_loc_load, i32 1" [d2.cpp:67]   --->   Operation 101 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i32 %shl_ln67" [d2.cpp:67]   --->   Operation 102 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 103 '%mul_ln67 = mul i64 %zext_ln67, i64 %zext_ln52_1'
ST_16 : Operation 103 [1/1] (2.62ns)   --->   "%mul_ln67 = mul i64 %zext_ln67, i64 %zext_ln52_1" [d2.cpp:67]   --->   Operation 103 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i32 %arg1_r_5_loc_load" [d2.cpp:68]   --->   Operation 104 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i32 %mul_ln61" [d2.cpp:68]   --->   Operation 105 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i32 %arg1_r_5_loc_load" [d2.cpp:68]   --->   Operation 106 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.62ns)   --->   Input mux for Operation 107 '%mul_ln68 = mul i63 %zext_ln68_1, i63 %zext_ln68_2'
ST_16 : Operation 107 [1/1] (2.79ns)   --->   "%mul_ln68 = mul i63 %zext_ln68_1, i63 %zext_ln68_2" [d2.cpp:68]   --->   Operation 107 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %mul_ln65" [d2.cpp:70]   --->   Operation 108 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.62ns)   --->   Input mux for Operation 109 '%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln68_2'
ST_16 : Operation 109 [1/1] (2.79ns)   --->   "%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln68_2" [d2.cpp:70]   --->   Operation 109 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 110 '%mul_ln71 = mul i64 %zext_ln67, i64 %zext_ln30_1'
ST_16 : Operation 110 [1/1] (2.62ns)   --->   "%mul_ln71 = mul i64 %zext_ln67, i64 %zext_ln30_1" [d2.cpp:71]   --->   Operation 110 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 111 '%mul_ln72 = mul i64 %zext_ln61_1, i64 %zext_ln59'
ST_16 : Operation 111 [1/1] (2.62ns)   --->   "%mul_ln72 = mul i64 %zext_ln61_1, i64 %zext_ln59" [d2.cpp:72]   --->   Operation 111 'mul' 'mul_ln72' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i32 %arg1_r_4_loc_load" [d2.cpp:74]   --->   Operation 112 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.62ns)   --->   Input mux for Operation 113 '%mul_ln74 = mul i63 %zext_ln70, i63 %zext_ln74'
ST_16 : Operation 113 [1/1] (2.79ns)   --->   "%mul_ln74 = mul i63 %zext_ln70, i63 %zext_ln74" [d2.cpp:74]   --->   Operation 113 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln74, i1 0" [d2.cpp:74]   --->   Operation 114 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %mul_ln75" [d2.cpp:75]   --->   Operation 115 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 116 '%mul_ln75_1 = mul i64 %zext_ln75, i64 %zext_ln68'
ST_16 : Operation 116 [1/1] (2.62ns)   --->   "%mul_ln75_1 = mul i64 %zext_ln75, i64 %zext_ln68" [d2.cpp:75]   --->   Operation 116 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 117 '%mul_ln76 = mul i64 %zext_ln30_1, i64 %zext_ln30_1'
ST_16 : Operation 117 [1/1] (2.62ns)   --->   "%mul_ln76 = mul i64 %zext_ln30_1, i64 %zext_ln30_1" [d2.cpp:76]   --->   Operation 117 'mul' 'mul_ln76' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i32 %arg1_r_3_loc_load" [d2.cpp:77]   --->   Operation 118 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.62ns)   --->   Input mux for Operation 119 '%mul_ln77 = mul i63 %zext_ln68_1, i63 %zext_ln77'
ST_16 : Operation 119 [1/1] (2.79ns)   --->   "%mul_ln77 = mul i63 %zext_ln68_1, i63 %zext_ln77" [d2.cpp:77]   --->   Operation 119 'mul' 'mul_ln77' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln77, i1 0" [d2.cpp:77]   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (1.08ns)   --->   "%add_ln74 = add i64 %mul_ln75_1, i64 %mul_ln76" [d2.cpp:74]   --->   Operation 121 'add' 'add_ln74' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i63 %mul_ln74" [d2.cpp:75]   --->   Operation 122 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln75, i1 0" [d2.cpp:75]   --->   Operation 123 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i64 %add_ln74" [d2.cpp:75]   --->   Operation 124 'trunc' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i63 %mul_ln77" [d2.cpp:76]   --->   Operation 125 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln76, i1 0" [d2.cpp:76]   --->   Operation 126 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i64 %arr_5_loc_load" [d2.cpp:77]   --->   Operation 127 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77 = add i64 %add_ln74, i64 %shl_ln9" [d2.cpp:77]   --->   Operation 128 'add' 'add_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln77_1 = add i64 %shl_ln, i64 %arr_5_loc_load" [d2.cpp:77]   --->   Operation 129 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_15 = add i64 %add_ln77_1, i64 %add_ln77" [d2.cpp:77]   --->   Operation 130 'add' 'arr_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_9 = add i26 %trunc_ln, i26 %trunc_ln1" [d2.cpp:84]   --->   Operation 131 'add' 'add_ln84_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (0.95ns)   --->   "%add_ln84_11 = add i26 %trunc_ln75_1, i26 %trunc_ln77" [d2.cpp:84]   --->   Operation 132 'add' 'add_ln84_11' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln84_10 = add i26 %add_ln84_11, i26 %add_ln84_9" [d2.cpp:84]   --->   Operation 133 'add' 'add_ln84_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %arr_15, i32 26, i32 63" [d2.cpp:84]   --->   Operation 134 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i38 %lshr_ln" [d2.cpp:84]   --->   Operation 135 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln71_1 = add i64 %mul_ln71, i64 %mul_ln72" [d2.cpp:71]   --->   Operation 136 'add' 'add_ln71_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i63 %mul_ln70" [d2.cpp:71]   --->   Operation 137 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i64 %add_ln71_1" [d2.cpp:71]   --->   Operation 138 'trunc' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i64 %arr_6_loc_load" [d2.cpp:72]   --->   Operation 139 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %arr_15, i32 26, i32 50" [d2.cpp:84]   --->   Operation 140 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.08ns)   --->   "%add_ln84_12 = add i64 %arr_6_loc_load, i64 %zext_ln84_1" [d2.cpp:84]   --->   Operation 141 'add' 'add_ln84_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1 = add i64 %mul_ln67, i64 %mul_ln65_1" [d2.cpp:66]   --->   Operation 142 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 143 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln66 = add i64 %add_ln66_1, i64 %mul_ln66" [d2.cpp:66]   --->   Operation 143 'add' 'add_ln66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i63 %mul_ln68" [d2.cpp:67]   --->   Operation 144 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i64 %add_ln66" [d2.cpp:67]   --->   Operation 145 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln63, i64 %mul_ln61_1" [d2.cpp:62]   --->   Operation 146 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 147 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62 = add i64 %add_ln62_1, i64 %mul_ln62" [d2.cpp:62]   --->   Operation 147 'add' 'add_ln62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %add_ln62" [d2.cpp:63]   --->   Operation 148 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.94ns)   --->   "%add_ln85_1 = add i25 %trunc_ln72, i25 %trunc_ln5" [d2.cpp:85]   --->   Operation 149 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.26>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %mul_ln27" [d2.cpp:42]   --->   Operation 150 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%arr_10_loc_load = load i64 %arr_10_loc"   --->   Operation 151 'load' 'arr_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%arr_9_loc_load = load i64 %arr_9_loc"   --->   Operation 152 'load' 'arr_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%arr_8_loc_load = load i64 %arr_8_loc"   --->   Operation 153 'load' 'arr_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%arr_7_loc_load = load i64 %arr_7_loc"   --->   Operation 154 'load' 'arr_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %arg1_r_9_loc_load" [d2.cpp:27]   --->   Operation 155 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 156 '%arr_16 = mul i64 %zext_ln42, i64 %zext_ln27'
ST_17 : Operation 156 [1/1] (2.62ns)   --->   "%arr_16 = mul i64 %zext_ln42, i64 %zext_ln27" [d2.cpp:27]   --->   Operation 156 'mul' 'arr_16' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln52 = shl i32 %arg1_r_8_loc_load, i32 1" [d2.cpp:52]   --->   Operation 157 'shl' 'shl_ln52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %shl_ln52" [d2.cpp:52]   --->   Operation 158 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 159 '%mul_ln52 = mul i64 %zext_ln52, i64 %zext_ln30_1'
ST_17 : Operation 159 [1/1] (2.62ns)   --->   "%mul_ln52 = mul i64 %zext_ln52, i64 %zext_ln30_1" [d2.cpp:52]   --->   Operation 159 'mul' 'mul_ln52' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln53 = shl i32 %arg1_r_7_loc_load, i32 1" [d2.cpp:53]   --->   Operation 160 'shl' 'shl_ln53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %shl_ln53" [d2.cpp:53]   --->   Operation 161 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 162 '%mul_ln53 = mul i64 %zext_ln53, i64 %zext_ln30_1'
ST_17 : Operation 162 [1/1] (2.62ns)   --->   "%mul_ln53 = mul i64 %zext_ln53, i64 %zext_ln30_1" [d2.cpp:53]   --->   Operation 162 'mul' 'mul_ln53' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln54 = shl i32 %arg1_r_6_loc_load, i32 1" [d2.cpp:54]   --->   Operation 163 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %shl_ln54" [d2.cpp:54]   --->   Operation 164 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 165 '%mul_ln54 = mul i64 %zext_ln54, i64 %zext_ln30_1'
ST_17 : Operation 165 [1/1] (2.62ns)   --->   "%mul_ln54 = mul i64 %zext_ln54, i64 %zext_ln30_1" [d2.cpp:54]   --->   Operation 165 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln55 = shl i32 %arg1_r_5_loc_load, i32 1" [d2.cpp:55]   --->   Operation 166 'shl' 'shl_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %shl_ln55" [d2.cpp:55]   --->   Operation 167 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 168 '%mul_ln55 = mul i64 %zext_ln55, i64 %zext_ln30_1'
ST_17 : Operation 168 [1/1] (2.62ns)   --->   "%mul_ln55 = mul i64 %zext_ln55, i64 %zext_ln30_1" [d2.cpp:55]   --->   Operation 168 'mul' 'mul_ln55' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln52_1 = shl i32 %arg1_r_7_loc_load, i32 2" [d2.cpp:52]   --->   Operation 169 'shl' 'shl_ln52_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i32 %shl_ln52_1" [d2.cpp:52]   --->   Operation 170 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 171 '%mul_ln52_1 = mul i64 %zext_ln52_2, i64 %zext_ln52_1'
ST_17 : Operation 171 [1/1] (2.62ns)   --->   "%mul_ln52_1 = mul i64 %zext_ln52_2, i64 %zext_ln52_1" [d2.cpp:52]   --->   Operation 171 'mul' 'mul_ln52_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 172 '%mul_ln53_1 = mul i64 %zext_ln54, i64 %zext_ln52_1'
ST_17 : Operation 172 [1/1] (2.62ns)   --->   "%mul_ln53_1 = mul i64 %zext_ln54, i64 %zext_ln52_1" [d2.cpp:53]   --->   Operation 172 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i32 %arg1_r_1_loc_load" [d2.cpp:54]   --->   Operation 173 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i32 %shl_ln55" [d2.cpp:54]   --->   Operation 174 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.62ns)   --->   Input mux for Operation 175 '%mul_ln54_1 = mul i63 %zext_ln54_1, i63 %zext_ln54_2'
ST_17 : Operation 175 [1/1] (2.79ns)   --->   "%mul_ln54_1 = mul i63 %zext_ln54_1, i63 %zext_ln54_2" [d2.cpp:54]   --->   Operation 175 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln54_1, i1 0" [d2.cpp:54]   --->   Operation 176 'bitconcatenate' 'shl_ln54_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln55_1 = shl i32 %arg1_r_4_loc_load, i32 1" [d2.cpp:55]   --->   Operation 177 'shl' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %shl_ln55_1" [d2.cpp:55]   --->   Operation 178 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 179 '%mul_ln55_1 = mul i64 %zext_ln55_1, i64 %zext_ln52_1'
ST_17 : Operation 179 [1/1] (2.62ns)   --->   "%mul_ln55_1 = mul i64 %zext_ln55_1, i64 %zext_ln52_1" [d2.cpp:55]   --->   Operation 179 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i32 %arg1_r_2_loc_load" [d2.cpp:52]   --->   Operation 180 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 181 '%mul_ln52_2 = mul i64 %zext_ln54, i64 %zext_ln52_3'
ST_17 : Operation 181 [1/1] (2.62ns)   --->   "%mul_ln52_2 = mul i64 %zext_ln54, i64 %zext_ln52_3" [d2.cpp:52]   --->   Operation 181 'mul' 'mul_ln52_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 182 '%mul_ln53_2 = mul i64 %zext_ln55, i64 %zext_ln52_3'
ST_17 : Operation 182 [1/1] (2.62ns)   --->   "%mul_ln53_2 = mul i64 %zext_ln55, i64 %zext_ln52_3" [d2.cpp:53]   --->   Operation 182 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 183 '%mul_ln54_2 = mul i64 %zext_ln55_1, i64 %zext_ln52_3'
ST_17 : Operation 183 [1/1] (2.62ns)   --->   "%mul_ln54_2 = mul i64 %zext_ln55_1, i64 %zext_ln52_3" [d2.cpp:54]   --->   Operation 183 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 184 '%mul_ln55_2 = mul i64 %zext_ln55_2, i64 %zext_ln52_3'
ST_17 : Operation 184 [1/1] (2.62ns)   --->   "%mul_ln55_2 = mul i64 %zext_ln55_2, i64 %zext_ln52_3" [d2.cpp:55]   --->   Operation 184 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i32 %arg1_r_3_loc_load" [d2.cpp:52]   --->   Operation 185 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln52_2 = shl i32 %arg1_r_5_loc_load, i32 2" [d2.cpp:52]   --->   Operation 186 'shl' 'shl_ln52_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i32 %shl_ln52_2" [d2.cpp:52]   --->   Operation 187 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 188 '%mul_ln52_3 = mul i64 %zext_ln52_5, i64 %zext_ln52_4'
ST_17 : Operation 188 [1/1] (2.62ns)   --->   "%mul_ln52_3 = mul i64 %zext_ln52_5, i64 %zext_ln52_4" [d2.cpp:52]   --->   Operation 188 'mul' 'mul_ln52_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 189 '%mul_ln53_3 = mul i64 %zext_ln55_1, i64 %zext_ln52_4'
ST_17 : Operation 189 [1/1] (2.62ns)   --->   "%mul_ln53_3 = mul i64 %zext_ln55_1, i64 %zext_ln52_4" [d2.cpp:53]   --->   Operation 189 'mul' 'mul_ln53_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 190 '%mul_ln54_3 = mul i64 %zext_ln55_2, i64 %zext_ln52_4'
ST_17 : Operation 190 [1/1] (2.62ns)   --->   "%mul_ln54_3 = mul i64 %zext_ln55_2, i64 %zext_ln52_4" [d2.cpp:54]   --->   Operation 190 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 191 '%mul_ln59 = mul i64 %zext_ln59, i64 %zext_ln59'
ST_17 : Operation 191 [1/1] (2.62ns)   --->   "%mul_ln59 = mul i64 %zext_ln59, i64 %zext_ln59" [d2.cpp:59]   --->   Operation 191 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln68, i1 0" [d2.cpp:68]   --->   Operation 192 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln70, i1 0" [d2.cpp:70]   --->   Operation 193 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 194 '%mul_ln79 = mul i64 %zext_ln55_1, i64 %zext_ln30_1'
ST_17 : Operation 194 [1/1] (2.62ns)   --->   "%mul_ln79 = mul i64 %zext_ln55_1, i64 %zext_ln30_1" [d2.cpp:79]   --->   Operation 194 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln80 = shl i32 %arg1_r_3_loc_load, i32 2" [d2.cpp:80]   --->   Operation 195 'shl' 'shl_ln80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %shl_ln80" [d2.cpp:80]   --->   Operation 196 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 197 '%mul_ln80 = mul i64 %zext_ln80, i64 %zext_ln52_1'
ST_17 : Operation 197 [1/1] (2.62ns)   --->   "%mul_ln80 = mul i64 %zext_ln80, i64 %zext_ln52_1" [d2.cpp:80]   --->   Operation 197 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 198 '%mul_ln81 = mul i64 %zext_ln52_3, i64 %zext_ln52_3'
ST_17 : Operation 198 [1/1] (2.62ns)   --->   "%mul_ln81 = mul i64 %zext_ln52_3, i64 %zext_ln52_3" [d2.cpp:81]   --->   Operation 198 'mul' 'mul_ln81' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %arg1_r_7_loc_load" [d2.cpp:82]   --->   Operation 199 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.79ns)   --->   Input mux for Operation 200 '%mul_ln82 = mul i64 %zext_ln61_1, i64 %zext_ln82'
ST_17 : Operation 200 [1/1] (2.62ns)   --->   "%mul_ln82 = mul i64 %zext_ln61_1, i64 %zext_ln82" [d2.cpp:82]   --->   Operation 200 'mul' 'mul_ln82' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln71, i1 0" [d2.cpp:71]   --->   Operation 201 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i64 %add_ln71_1, i64 %shl_ln8" [d2.cpp:71]   --->   Operation 202 'add' 'add_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72 = add i25 %trunc_ln71_1, i25 %trunc_ln3" [d2.cpp:72]   --->   Operation 203 'add' 'add_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 204 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84 = add i64 %add_ln84_12, i64 %add_ln71" [d2.cpp:84]   --->   Operation 204 'add' 'add_ln84' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln84_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84, i32 25, i32 63" [d2.cpp:84]   --->   Operation 205 'partselect' 'lshr_ln84_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i39 %lshr_ln84_1" [d2.cpp:84]   --->   Operation 206 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln67, i1 0" [d2.cpp:67]   --->   Operation 207 'bitconcatenate' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i64 %arr_7_loc_load" [d2.cpp:68]   --->   Operation 208 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84, i32 25, i32 50" [d2.cpp:84]   --->   Operation 209 'partselect' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_13 = add i64 %add_ln66, i64 %shl_ln7" [d2.cpp:84]   --->   Operation 210 'add' 'add_ln84_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln84_14 = add i64 %arr_7_loc_load, i64 %zext_ln84_2" [d2.cpp:84]   --->   Operation 211 'add' 'add_ln84_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i64 %add_ln84_14, i64 %add_ln84_13" [d2.cpp:84]   --->   Operation 212 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln84_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_1, i32 26, i32 63" [d2.cpp:84]   --->   Operation 213 'partselect' 'lshr_ln84_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i38 %lshr_ln84_2" [d2.cpp:84]   --->   Operation 214 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %arr_8_loc_load" [d2.cpp:63]   --->   Operation 215 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_1, i32 26, i32 50" [d2.cpp:84]   --->   Operation 216 'partselect' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_15 = add i64 %arr_8_loc_load, i64 %zext_ln84_3" [d2.cpp:84]   --->   Operation 217 'add' 'add_ln84_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_2 = add i64 %add_ln84_15, i64 %add_ln62" [d2.cpp:84]   --->   Operation 218 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln84_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_2, i32 25, i32 63" [d2.cpp:84]   --->   Operation 219 'partselect' 'lshr_ln84_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i39 %lshr_ln84_3" [d2.cpp:84]   --->   Operation 220 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln81_1 = add i64 %mul_ln81, i64 %mul_ln79" [d2.cpp:81]   --->   Operation 221 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (1.08ns)   --->   "%add_ln81_2 = add i64 %mul_ln80, i64 %mul_ln82" [d2.cpp:81]   --->   Operation 222 'add' 'add_ln81_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i64 %add_ln81_1" [d2.cpp:81]   --->   Operation 223 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i64 %add_ln81_2" [d2.cpp:81]   --->   Operation 224 'trunc' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81 = add i64 %add_ln81_2, i64 %add_ln81_1" [d2.cpp:81]   --->   Operation 225 'add' 'add_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i64 %arr_9_loc_load" [d2.cpp:82]   --->   Operation 226 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82 = add i26 %trunc_ln81_1, i26 %trunc_ln81" [d2.cpp:82]   --->   Operation 227 'add' 'add_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_2, i32 25, i32 50" [d2.cpp:84]   --->   Operation 228 'partselect' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (1.08ns)   --->   "%add_ln84_16 = add i64 %arr_9_loc_load, i64 %zext_ln84_4" [d2.cpp:84]   --->   Operation 229 'add' 'add_ln84_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_3 = add i64 %add_ln84_16, i64 %add_ln81" [d2.cpp:84]   --->   Operation 230 'add' 'add_ln84_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%lshr_ln84_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_3, i32 26, i32 63" [d2.cpp:84]   --->   Operation 231 'partselect' 'lshr_ln84_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i38 %lshr_ln84_4" [d2.cpp:84]   --->   Operation 232 'zext' 'zext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i64 %mul_ln55_2, i64 %mul_ln55" [d2.cpp:55]   --->   Operation 233 'add' 'add_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i64 %add_ln55, i64 %mul_ln55_1" [d2.cpp:55]   --->   Operation 234 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i64 %arr_10_loc_load" [d2.cpp:55]   --->   Operation 235 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i64 %add_ln55_1" [d2.cpp:55]   --->   Operation 236 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_3, i32 26, i32 50" [d2.cpp:84]   --->   Operation 237 'partselect' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_17 = add i64 %arr_10_loc_load, i64 %zext_ln84_5" [d2.cpp:84]   --->   Operation 238 'add' 'add_ln84_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_4 = add i64 %add_ln84_17, i64 %add_ln55_1" [d2.cpp:84]   --->   Operation 239 'add' 'add_ln84_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%lshr_ln84_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_4, i32 25, i32 63" [d2.cpp:84]   --->   Operation 240 'partselect' 'lshr_ln84_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln54 = add i64 %mul_ln54_3, i64 %shl_ln54_1" [d2.cpp:54]   --->   Operation 241 'add' 'add_ln54' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln54_1 = add i64 %mul_ln54_2, i64 %mul_ln54" [d2.cpp:54]   --->   Operation 242 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %add_ln54" [d2.cpp:54]   --->   Operation 243 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i64 %add_ln54_1" [d2.cpp:54]   --->   Operation 244 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_4, i32 25, i32 50" [d2.cpp:84]   --->   Operation 245 'partselect' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.08ns)   --->   "%add_ln53 = add i64 %mul_ln53_3, i64 %mul_ln53_1" [d2.cpp:53]   --->   Operation 246 'add' 'add_ln53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln53_1 = add i64 %mul_ln53_2, i64 %mul_ln53" [d2.cpp:53]   --->   Operation 247 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i64 %add_ln53" [d2.cpp:53]   --->   Operation 248 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i64 %add_ln53_1" [d2.cpp:53]   --->   Operation 249 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i64 %mul_ln52, i64 %mul_ln52_2" [d2.cpp:59]   --->   Operation 250 'add' 'add_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 251 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i64 %add_ln59, i64 %mul_ln52_1" [d2.cpp:59]   --->   Operation 251 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_2 = add i64 %mul_ln52_3, i64 %arr_16" [d2.cpp:59]   --->   Operation 252 'add' 'add_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 253 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln59_3 = add i64 %add_ln59_2, i64 %mul_ln59" [d2.cpp:59]   --->   Operation 253 'add' 'add_ln59_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %add_ln59_1" [d2.cpp:59]   --->   Operation 254 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i64 %add_ln59_3" [d2.cpp:59]   --->   Operation 255 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln85_2 = add i25 %add_ln85_1, i25 %add_ln72" [d2.cpp:85]   --->   Operation 256 'add' 'add_ln85_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86_2 = add i26 %trunc_ln67_1, i26 %trunc_ln6" [d2.cpp:86]   --->   Operation 257 'add' 'add_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 258 [1/1] (0.95ns)   --->   "%add_ln86_3 = add i26 %trunc_ln68, i26 %trunc_ln84_2" [d2.cpp:86]   --->   Operation 258 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln86_1 = add i26 %add_ln86_3, i26 %add_ln86_2" [d2.cpp:86]   --->   Operation 259 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i25 %trunc_ln63, i25 %trunc_ln84_3" [d2.cpp:87]   --->   Operation 260 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 261 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i25 %add_ln87, i25 %trunc_ln63_1" [d2.cpp:87]   --->   Operation 261 'add' 'out1_w_3' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 262 [1/1] (0.95ns)   --->   "%add_ln88 = add i26 %trunc_ln82, i26 %trunc_ln84_4" [d2.cpp:88]   --->   Operation 262 'add' 'add_ln88' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i26 %add_ln88, i26 %add_ln82" [d2.cpp:88]   --->   Operation 263 'add' 'out1_w_4' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i25 %trunc_ln55, i25 %trunc_ln84_5" [d2.cpp:89]   --->   Operation 264 'add' 'add_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 265 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i25 %add_ln89, i25 %trunc_ln55_1" [d2.cpp:89]   --->   Operation 265 'add' 'out1_w_5' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%arr_12_loc_load = load i64 %arr_12_loc"   --->   Operation 266 'load' 'arr_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%arr_11_loc_load = load i64 %arr_11_loc"   --->   Operation 267 'load' 'arr_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%arr_4_loc_load = load i64 %arr_4_loc"   --->   Operation 268 'load' 'arr_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i39 %lshr_ln84_5" [d2.cpp:84]   --->   Operation 269 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_2 = add i64 %add_ln54_1, i64 %add_ln54" [d2.cpp:54]   --->   Operation 270 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i64 %arr_11_loc_load" [d2.cpp:54]   --->   Operation 271 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_3 = add i26 %trunc_ln54_1, i26 %trunc_ln54" [d2.cpp:54]   --->   Operation 272 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 273 [1/1] (1.08ns)   --->   "%add_ln84_18 = add i64 %arr_11_loc_load, i64 %zext_ln84_6" [d2.cpp:84]   --->   Operation 273 'add' 'add_ln84_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_5 = add i64 %add_ln84_18, i64 %add_ln54_2" [d2.cpp:84]   --->   Operation 274 'add' 'add_ln84_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln84_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_5, i32 26, i32 63" [d2.cpp:84]   --->   Operation 275 'partselect' 'lshr_ln84_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i38 %lshr_ln84_6" [d2.cpp:84]   --->   Operation 276 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_2 = add i64 %add_ln53_1, i64 %add_ln53" [d2.cpp:53]   --->   Operation 277 'add' 'add_ln53_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i64 %arr_12_loc_load" [d2.cpp:53]   --->   Operation 278 'trunc' 'trunc_ln53_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_3 = add i25 %trunc_ln53_1, i25 %trunc_ln53" [d2.cpp:53]   --->   Operation 279 'add' 'add_ln53_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_5, i32 26, i32 50" [d2.cpp:84]   --->   Operation 280 'partselect' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (1.08ns)   --->   "%add_ln84_19 = add i64 %arr_12_loc_load, i64 %zext_ln84_7" [d2.cpp:84]   --->   Operation 281 'add' 'add_ln84_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_6 = add i64 %add_ln84_19, i64 %add_ln53_2" [d2.cpp:84]   --->   Operation 282 'add' 'add_ln84_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%lshr_ln84_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_6, i32 25, i32 63" [d2.cpp:84]   --->   Operation 283 'partselect' 'lshr_ln84_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i39 %lshr_ln84_7" [d2.cpp:84]   --->   Operation 284 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr = add i64 %add_ln59_3, i64 %add_ln59_1" [d2.cpp:59]   --->   Operation 285 'add' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln84_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_6, i32 25, i32 50" [d2.cpp:84]   --->   Operation 286 'partselect' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_20 = add i26 %trunc_ln59_1, i26 %trunc_ln59" [d2.cpp:84]   --->   Operation 287 'add' 'add_ln84_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 288 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_7 = add i64 %arr, i64 %zext_ln84_8" [d2.cpp:84]   --->   Operation 288 'add' 'add_ln84_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln84_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_7, i32 26, i32 63" [d2.cpp:84]   --->   Operation 289 'partselect' 'lshr_ln84_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i38 %lshr_ln84_8" [d2.cpp:84]   --->   Operation 290 'zext' 'zext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %arr_4_loc_load" [d2.cpp:84]   --->   Operation 291 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln84_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_7, i32 26, i32 50" [d2.cpp:84]   --->   Operation 292 'partselect' 'trunc_ln84_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (1.08ns)   --->   "%add_ln84_8 = add i64 %zext_ln84_9, i64 %arr_4_loc_load" [d2.cpp:84]   --->   Operation 293 'add' 'add_ln84_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_8, i32 25, i32 63" [d2.cpp:84]   --->   Operation 294 'partselect' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.95ns)   --->   "%add_ln90 = add i26 %trunc_ln54_2, i26 %trunc_ln84_6" [d2.cpp:90]   --->   Operation 295 'add' 'add_ln90' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i26 %add_ln90, i26 %add_ln54_3" [d2.cpp:90]   --->   Operation 296 'add' 'out1_w_6' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 297 [1/1] (0.94ns)   --->   "%add_ln91 = add i25 %trunc_ln53_2, i25 %trunc_ln84_7" [d2.cpp:91]   --->   Operation 297 'add' 'add_ln91' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_7 = add i25 %add_ln91, i25 %add_ln53_3" [d2.cpp:91]   --->   Operation 298 'add' 'out1_w_7' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 299 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i26 %add_ln84_20, i26 %trunc_ln84_8" [d2.cpp:92]   --->   Operation 299 'add' 'out1_w_8' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 300 [1/1] (0.94ns)   --->   "%out1_w_9 = add i25 %trunc_ln84_s, i25 %trunc_ln84" [d2.cpp:93]   --->   Operation 300 'add' 'out1_w_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i62 %trunc_ln97_1" [d2.cpp:97]   --->   Operation 301 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln97" [d2.cpp:97]   --->   Operation 302 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d2.cpp:97]   --->   Operation 303 'writereq' 'empty_20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.17>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i39 %trunc_ln84_1" [d2.cpp:84]   --->   Operation 304 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (3.45ns)   --->   "%mul_ln84 = mul i44 %zext_ln84, i44 19" [d2.cpp:84]   --->   Operation 305 'mul' 'mul_ln84' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln84_9 = trunc i44 %mul_ln84" [d2.cpp:84]   --->   Operation 306 'trunc' 'trunc_ln84_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln84_9, i26 %add_ln84_10" [d2.cpp:84]   --->   Operation 307 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i26 %add_ln84_10" [d2.cpp:85]   --->   Operation 308 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (1.06ns)   --->   "%add_ln85 = add i44 %mul_ln84, i44 %zext_ln85" [d2.cpp:85]   --->   Operation 309 'add' 'add_ln85' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln85, i32 26, i32 43" [d2.cpp:85]   --->   Operation 310 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i18 %tmp_s" [d2.cpp:85]   --->   Operation 311 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i18 %tmp_s" [d2.cpp:85]   --->   Operation 312 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln85_2, i25 %add_ln85_2" [d2.cpp:85]   --->   Operation 313 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i25 %add_ln85_2" [d2.cpp:86]   --->   Operation 314 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.94ns)   --->   "%add_ln86 = add i26 %zext_ln85_1, i26 %zext_ln86" [d2.cpp:86]   --->   Operation 315 'add' 'add_ln86' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln86, i32 25" [d2.cpp:86]   --->   Operation 316 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i1 %tmp" [d2.cpp:86]   --->   Operation 317 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i26 %add_ln86_1" [d2.cpp:86]   --->   Operation 318 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln86_2, i27 %zext_ln86_1" [d2.cpp:86]   --->   Operation 319 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [2/2] (0.75ns)   --->   "%call_ln97 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln97_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:97]   --->   Operation 320 'call' 'call_ln97' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln97 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln97_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:97]   --->   Operation 321 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 322 [5/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d2.cpp:101]   --->   Operation 322 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 323 [4/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d2.cpp:101]   --->   Operation 323 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 324 [3/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d2.cpp:101]   --->   Operation 324 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 325 [2/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d2.cpp:101]   --->   Operation 325 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [d2.cpp:3]   --->   Operation 326 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 334 [1/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d2.cpp:101]   --->   Operation 334 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [d2.cpp:101]   --->   Operation 335 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:22) [35]  (0.000 ns)
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:22) on port 'mem' (d2.cpp:22) [36]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln22', d2.cpp:22) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [37]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [39]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul_ln31', d2.cpp:31) [55]  (2.846 ns)

 <State 13>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [38]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul_ln27', d2.cpp:27) [48]  (2.846 ns)

 <State 14>: 0.427ns
The critical path consists of the following:
	'load' operation ('arg1_r_7_loc_load') on local variable 'arg1_r_7_loc' [40]  (0.000 ns)
	'call' operation ('call_ln31', d2.cpp:31) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1' [58]  (0.427 ns)

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul_ln61', d2.cpp:61) [110]  (2.846 ns)

 <State 16>: 6.409ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln75_1', d2.cpp:75) [139]  (2.624 ns)
	'add' operation ('add_ln74', d2.cpp:74) [151]  (1.085 ns)
	'add' operation ('add_ln77', d2.cpp:77) [158]  (0.000 ns)
	'add' operation ('arr', d2.cpp:77) [160]  (0.819 ns)
	'add' operation ('add_ln84_12', d2.cpp:84) [174]  (1.085 ns)

 <State 17>: 6.265ns
The critical path consists of the following:
	'add' operation ('add_ln71', d2.cpp:71) [170]  (0.000 ns)
	'add' operation ('add_ln84', d2.cpp:84) [175]  (0.819 ns)
	'add' operation ('add_ln84_14', d2.cpp:84) [186]  (1.085 ns)
	'add' operation ('add_ln84_1', d2.cpp:84) [187]  (0.819 ns)
	'add' operation ('add_ln84_15', d2.cpp:84) [195]  (0.000 ns)
	'add' operation ('add_ln84_2', d2.cpp:84) [196]  (0.819 ns)
	'add' operation ('add_ln84_16', d2.cpp:84) [207]  (1.085 ns)
	'add' operation ('add_ln84_3', d2.cpp:84) [208]  (0.819 ns)
	'add' operation ('add_ln84_17', d2.cpp:84) [216]  (0.000 ns)
	'add' operation ('add_ln84_4', d2.cpp:84) [217]  (0.819 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:97) [295]  (0.000 ns)
	bus request operation ('empty_20', d2.cpp:97) on port 'mem' (d2.cpp:97) [296]  (7.300 ns)

 <State 19>: 7.171ns
The critical path consists of the following:
	'mul' operation ('mul_ln84', d2.cpp:84) [261]  (3.455 ns)
	'add' operation ('add_ln85', d2.cpp:85) [265]  (1.062 ns)
	'add' operation ('add_ln86', d2.cpp:86) [273]  (0.945 ns)
	'add' operation ('out1_w', d2.cpp:86) [280]  (0.955 ns)
	'call' operation ('call_ln97', d2.cpp:97) to 'fiat_25519_carry_square_Pipeline_ARRAY_WRITE' [297]  (0.754 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_21', d2.cpp:101) on port 'mem' (d2.cpp:101) [298]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_21', d2.cpp:101) on port 'mem' (d2.cpp:101) [298]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_21', d2.cpp:101) on port 'mem' (d2.cpp:101) [298]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_21', d2.cpp:101) on port 'mem' (d2.cpp:101) [298]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_21', d2.cpp:101) on port 'mem' (d2.cpp:101) [298]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
