/*
 * Copyright (c) 2017, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/drivers/sensor.h>
#include <zephyr/drivers/i2c.h>
#include <zephyr/drivers/gpio.h>

#define MAX30101_REG_INT_STS1		0x00
#define MAX30101_REG_INT_STS2		0x01
#define MAX30101_REG_INT_EN1		0x02
#define MAX30101_REG_INT_EN2		0x03
#define MAX30101_REG_FIFO_WR		0x04
#define MAX30101_REG_FIFO_OVF		0x05
#define MAX30101_REG_FIFO_RD		0x06
#define MAX30101_REG_FIFO_DATA		0x07
#define MAX30101_REG_FIFO_CFG		0x08
#define MAX30101_REG_MODE_CFG		0x09
#define MAX30101_REG_SPO2_CFG		0x0a
#define MAX30101_REG_LED1_PA		0x0c
#define MAX30101_REG_LED2_PA		0x0d
#define MAX30101_REG_LED3_PA		0x0e
#define MAX30101_REG_PILOT_PA		0x10
#define MAX30101_REG_MULTI_LED		0x11
#define MAX30101_REG_TINT		0x1f
#define MAX30101_REG_TFRAC		0x20
#define MAX30101_REG_TEMP_CFG		0x21
#define MAX30101_REG_PROX_INT		0x30
#define MAX30101_REG_REV_ID		0xfe
#define MAX30101_REG_PART_ID		0xff

#define MAX30101_SLOT_LED_MASK		        BIT_MASK(2)

#define MAX301XX_INT_PPG_SHIFT		        6
#define MAX301XX_FIFO_CFG_SMP_AVE_SHIFT		5
#define MAX301XX_FIFO_CFG_FIFO_FULL_SHIFT	0
#define MAX301XX_FIFO_CFG_ROLLOVER_EN_SHIFT	4
#define MAX301XX_MODE_CFG_SHDN_SHIFT	        7
#define MAX301XX_MODE_CFG_RESET_SHIFT	        6
#define MAX301XX_SPO2_ADC_RGE_SHIFT	        5
#define MAX301XX_SPO2_SR_SHIFT		        2
#define MAX301XX_SPO2_PW_SHIFT		        0

#define MAX30101_PART_ID		0x15

#define MAX30101_BYTES_PER_CHANNEL	3
#define MAX30101_MAX_NUM_CHANNELS	3
#define MAX30101_MAX_BYTES_PER_SAMPLE	(MAX30101_MAX_NUM_CHANNELS * \
					 MAX30101_BYTES_PER_CHANNEL)

enum max30101_mode {
	MAX30101_MODE_HEART_RATE	= 2,
	MAX30101_MODE_SPO2		= 3,
	MAX30101_MODE_MULTI_LED		= 7,
};

enum max30101_slot {
	MAX30101_SLOT_DISABLED		= 0,
	MAX30101_SLOT_RED_LED1_PA,
	MAX30101_SLOT_IR_LED2_PA,
	MAX30101_SLOT_GREEN_LED3_PA,
	MAX30101_SLOT_RED_PILOT_PA,
	MAX30101_SLOT_IR_PILOT_PA,
	MAX30101_SLOT_GREEN_PILOT_PA,
};

enum max30101_led_channel {
	MAX30101_LED_CHANNEL_RED	= 0,
	MAX30101_LED_CHANNEL_IR,
	MAX30101_LED_CHANNEL_GREEN,
};

enum max30101_pw {
	MAX30101_PW_15BITS		= 0,
	MAX30101_PW_16BITS,
	MAX30101_PW_17BITS,
	MAX30101_PW_18BITS,
};

#define MAX301XX_SMP_AVE_1  0
#define MAX301XX_SMP_AVE_2  2
#define MAX301XX_SMP_AVE_4  3
#define MAX301XX_SMP_AVE_8  4
#define MAX301XX_SMP_AVE_16 5
#define MAX301XX_SMP_AVE_32 6

#define MAX301XX_ADC_RGE_2048  0
#define MAX301XX_ADC_RGE_4096  1
#define MAX301XX_ADC_RGE_8192  2
#define MAX301XX_ADC_RGE_16384 3

#define MAX301XX_SR_50   0
#define MAX301XX_SR_100  1
#define MAX301XX_SR_200  2
#define MAX301XX_SR_400  3
#define MAX301XX_SR_800  4
#define MAX301XX_SR_1000 5
#define MAX301XX_SR_1600 6
#define MAX301XX_SR_3200 7

#define MAX301XX_SLOT_NONE 0
#define MAX301XX_SLOT_LED1 1
#define MAX301XX_SLOT_LED2 2
#define MAX301XX_SLOT_LED3 3

struct max30101_config {
	struct i2c_dt_spec i2c;
	uint8_t fifo;
	uint8_t spo2;
	uint8_t led_pa[MAX30101_MAX_NUM_CHANNELS];
	enum max30101_mode mode;
	enum max30101_slot slot[4];
};

struct max30101_data {
	uint32_t raw[MAX30101_MAX_NUM_CHANNELS];
	uint8_t map[MAX30101_MAX_NUM_CHANNELS];
	uint8_t num_channels;
};
