ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 20, 2019 at 13:35:15 CST
ncverilog
	+access+rwc
	tb.v
Loading snapshot worklib.tb_cpu:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
                   0 | rst=x | debug=x | debuger=  x | MEM_ADDR=   x | MEM_IN=         x | MEM_OUT=         x | MEM_CTRL=x | INS_ADDR=   x | INS_MEM=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx  |  tb_debug=          x
                   1 | rst=0 | debug=0 | debuger=  x | MEM_ADDR=   x | MEM_IN=         0 | MEM_OUT=         x | MEM_CTRL=x | INS_ADDR=   x | INS_MEM=00000000000000000000000000000000  |  tb_debug=          x
                   5 | rst=0 | debug=0 | debuger=  3 | MEM_ADDR=   x | MEM_IN=         0 | MEM_OUT=         x | MEM_CTRL=0 | INS_ADDR=   x | INS_MEM=00000000000000000000000000000000  |  tb_debug=          x
                  31 | rst=1 | debug=0 | debuger=  2 | MEM_ADDR=   0 | MEM_IN=         4 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   0 | INS_MEM=00100000000000000000000000000001  |  tb_debug=          1
=================================================
I_MEM[          0]=00100000000000000000000000000001
I_MEM[          1]=00101000000000001100000000000010
I_MEM[          2]=00110000000000000001000000000001
I_MEM[          3]=00110000000000000010000000000010
I_MEM[          4]=10010000000000000000000000000000
I_MEM[          5]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I_MEM[          6]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I_MEM[          7]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I_MEM[          8]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
I_MEM[          9]=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
=================================================
                  61 | rst=0 | debug=0 | debuger=  2 | MEM_ADDR=   0 | MEM_IN=         4 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   0 | INS_MEM=00100000000000000000000000000001  |  tb_debug=          1
                  65 | rst=0 | debug=0 | debuger=  8 | MEM_ADDR=   0 | MEM_IN=         4 | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   1 | INS_MEM=00101000000000001100000000000010  |  tb_debug=          1
                  75 | rst=0 | debug=0 | debuger=  8 | MEM_ADDR=  12 | MEM_IN=         x | MEM_OUT=         0 | MEM_CTRL=0 | INS_ADDR=   2 | INS_MEM=00110000000000000001000000000001  |  tb_debug=          1
                  85 | rst=0 | debug=0 | debuger=  8 | MEM_ADDR=   1 | MEM_IN=         4 | MEM_OUT=         4 | MEM_CTRL=1 | INS_ADDR=   3 | INS_MEM=00110000000000000010000000000010  |  tb_debug=          1
                  95 | rst=0 | debug=0 | debuger=  8 | MEM_ADDR=   2 | MEM_IN=        12 | MEM_OUT=        12 | MEM_CTRL=1 | INS_ADDR=   4 | INS_MEM=10010000000000000000000000000000  |  tb_debug=          1
=================================================
data_MEM[          0]=         4
data_MEM[          1]=         4
data_MEM[          2]=        12
data_MEM[          3]=         x
data_MEM[          4]=         x
data_MEM[          5]=         x
data_MEM[          6]=         x
data_MEM[          7]=         x
data_MEM[          8]=         x
data_MEM[          9]=         x
=================================================
Halt...
Simulation complete via $finish(1) at time 105 NS + 2
./tb.v:78         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 20, 2019 at 13:35:15 CST  (total: 00:00:00)
