From ed854c815435628f0615ce965e2e1bbb011d05db Mon Sep 17 00:00:00 2001
From: zd <jinyingjie-dkkj-sh@dkkj.com>
Date: Wed, 18 Jun 2025 12:13:24 +0800
Subject: [PATCH 1/2] sd card successed

Signed-off-by: zd <jinyingjie-dkkj-sh@dkkj.com>
---
 .../boot/dts/rockchip/rk3588-evb7-v11.dtsi     | 18 ++++++++++--------
 1 file changed, 10 insertions(+), 8 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3588-evb7-v11.dtsi b/arch/arm64/boot/dts/rockchip/rk3588-evb7-v11.dtsi
index abfc62847650..a5ab486668d9 100644
--- a/arch/arm64/boot/dts/rockchip/rk3588-evb7-v11.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3588-evb7-v11.dtsi
@@ -241,8 +241,9 @@ vcc_mipidcphy0: vcc-mipidcphy0-regulator {
 
 	vcc_3v3_sd_s0: vcc-3v3-sd-s0-regulator {
 		compatible = "regulator-fixed";
-		//gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
-		gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_LOW>;
+		// gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
+		// gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_LOW>;
+		gpio = <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&sd_s0_pwr>;
 		regulator-name = "vcc_3v3_sd_s0";
@@ -478,7 +479,7 @@ cw2017@63 {
 		compatible = "cellwise,cw2017";
 		reg = <0x63>;
 
-		// µç³ØÇúÏßÐÅÏ¢
+		// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¢
 
 		cellwise,battery-profile = /bits/ 8
 			<0x5A 0x04 0x51 0x00 0xCD 0x00 0x00 0x00
@@ -493,10 +494,10 @@ cw2017@63 {
 			 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xA7>;
 
 			 
-		cellwise,dual-cell;		//Ë«µç³Ø
-		cellwise,monitor-interval-ms = <5000>;  //ÕûÊý£¬¶ÓÁÐÑÓ³Ù¹¤×÷µÄÑÓ³ÙÊ±¼ä£¨ms£©£»
-		cellwise,alert-level = <5>;		//10	//Ö¸¶¨µÄsoc¾¯±¨ãÐÖµ£»
-		cellwise,design-capacity-amh = <6800>;	//µç³ØÉè¼ÆÈÝÁ¿
+		cellwise,dual-cell;		//Ë«ï¿½ï¿½ï¿½
+		cellwise,monitor-interval-ms = <5000>;  //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó³Ù¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó³ï¿½Ê±ï¿½ä£¨msï¿½ï¿½ï¿½ï¿½
+		cellwise,alert-level = <5>;		//10	//Ö¸ï¿½ï¿½ï¿½ï¿½socï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Öµï¿½ï¿½
+		cellwise,design-capacity-amh = <6800>;	//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 
 	};
 	
@@ -694,7 +695,8 @@ wifi_enable_h: wifi-enable-h {
 	sdmmc {
 		sd_s0_pwr: sd-s0-pwr {
 			/* rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>; */
-			rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_down>;
+			/* rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_down>;  */
+			rockchip,pins = <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_down>;
 		};
 	};
 #if 0
-- 
2.43.0

