Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\xilinx__workspace\try3\to_1_2_10_100_1000Hz.vf" into library work
Parsing module <CD4CE_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <FJKC_HXILINX_to_1_2_10_100_1000Hz>.
Parsing module <to_1_2_10_100_1000Hz>.
Analyzing Verilog file "C:\xilinx__workspace\try3\Counter0_7.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_7>.
Parsing module <Counter0_7>.
Analyzing Verilog file "C:\xilinx__workspace\try3\betterBCDto7seg.vf" into library work
Parsing module <betterBCDto7seg>.
Analyzing Verilog file "C:\xilinx__workspace\try3\main.vf" into library work
Parsing module <CD4CE_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <M2_1_HXILINX_main>.
Parsing module <betterBCDto7seg_MUSER_main>.
Parsing module <to_1_2_10_100_1000Hz_MUSER_main>.
Parsing module <Counter0_7_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <Counter0_7_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <VCC>.

Elaborating module <AND2>.

Elaborating module <GND>.

Elaborating module <AND3>.
WARNING:HDLCompiler:1127 - "C:\xilinx__workspace\try3\main.vf" Line 567: Assignment to beep ignored, since the identifier is never used

Elaborating module <to_1_2_10_100_1000Hz_MUSER_main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\xilinx__workspace\try3\main.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <INV>.

Elaborating module <BUF>.
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 345: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 357: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 369: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 381: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 393: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 405: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 417: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 424: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 444: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 450: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 456: Input port CLR is not connected on this instance
WARNING:HDLCompiler:1127 - "C:\xilinx__workspace\try3\main.vf" Line 575: Assignment to XLXN_72 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\xilinx__workspace\try3\main.vf" Line 576: Assignment to XLXN_72 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\xilinx__workspace\try3\main.vf" Line 577: Assignment to XLXN_72 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\xilinx__workspace\try3\main.vf" Line 589: Assignment to XLXN_72 ignored, since the identifier is never used

Elaborating module <betterBCDto7seg_MUSER_main>.

Elaborating module <OR4>.

Elaborating module <OR3>.

Elaborating module <OR5>.

Elaborating module <OR2>.

Elaborating module <M2_1_HXILINX_main>.
WARNING:HDLCompiler:634 - "C:\xilinx__workspace\try3\main.vf" Line 540: Net <inp[3]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 560: Input port Reset is not connected on this instance
WARNING:HDLCompiler:552 - "C:\xilinx__workspace\try3\main.vf" Line 564: Input port Reset is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
    Set property "HU_SET = XLXI_3_14" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_22_15" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_35_16" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_36_17" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_37_18" for instance <XLXI_37>.
WARNING:Xst:2898 - Port 'Reset', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'Reset', unconnected in block instance 'XLXI_2', is tied to GND.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 560: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 564: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 574: Output port <to1hz> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 574: Output port <to2hz> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 574: Output port <to10hz> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 604: Output port <to1hz> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 604: Output port <to2hz> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 604: Output port <to10hz> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 604: Output port <to100hz> of the instance <XLXI_24> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <inp<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <Counter0_7_MUSER_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
    Set property "HU_SET = XLXI_1_11" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_12" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_13" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <Counter0_7_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

Synthesizing Unit <to_1_2_10_100_1000Hz_MUSER_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
    Set property "HU_SET = XLXI_31_0" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_33_1" for instance <XLXI_33>.
    Set property "HU_SET = XLXI_36_2" for instance <XLXI_36>.
    Set property "HU_SET = XLXI_38_3" for instance <XLXI_38>.
    Set property "HU_SET = XLXI_52_4" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_5" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_63_7" for instance <XLXI_63>.
    Set property "HU_SET = XLXI_67_6" for instance <XLXI_67>.
    Set property "HU_SET = XLXI_137_8" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_138_9" for instance <XLXI_138>.
    Set property "HU_SET = XLXI_139_10" for instance <XLXI_139>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_31', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_33', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_36', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_38', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_52', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_54', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_63', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_67', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_137', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_138', is tied to GND.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_139', is tied to GND.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 345: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 345: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 345: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 345: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 345: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 357: Output port <CEO> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 357: Output port <Q0> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 357: Output port <Q1> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 357: Output port <Q2> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 357: Output port <Q3> of the instance <XLXI_33> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 369: Output port <CEO> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 369: Output port <Q0> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 369: Output port <Q1> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 369: Output port <Q2> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 369: Output port <Q3> of the instance <XLXI_36> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 381: Output port <CEO> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 381: Output port <Q0> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 381: Output port <Q1> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 381: Output port <Q2> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 381: Output port <Q3> of the instance <XLXI_38> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 393: Output port <CEO> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 393: Output port <Q0> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 393: Output port <Q1> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 393: Output port <Q2> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 393: Output port <Q3> of the instance <XLXI_52> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 405: Output port <CEO> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 405: Output port <Q0> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 405: Output port <Q1> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 405: Output port <Q2> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 405: Output port <Q3> of the instance <XLXI_54> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 424: Output port <CEO> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 424: Output port <Q0> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 424: Output port <Q1> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 424: Output port <Q2> of the instance <XLXI_67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilinx__workspace\try3\main.vf" line 424: Output port <Q3> of the instance <XLXI_67> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <to_1_2_10_100_1000Hz_MUSER_main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_9_o_add_4_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <betterBCDto7seg_MUSER_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
    Summary:
	no macro.
Unit <betterBCDto7seg_MUSER_main> synthesized.

Synthesizing Unit <M2_1_HXILINX_main>.
    Related source file is "C:\xilinx__workspace\try3\main.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit adder                                           : 14
# Registers                                            : 72
 1-bit register                                        : 72
# Multiplexers                                         : 133
 1-bit 2-to-1 multiplexer                              : 133

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_24>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_63> is unconnected in block <XLXI_8>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit adder                                           : 14
# Registers                                            : 72
 Flip-Flops                                            : 72
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 130

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <to_1_2_10_100_1000Hz_MUSER_main> ...

Optimizing unit <betterBCDto7seg_MUSER_main> ...

Optimizing unit <XLXI_37> ...

Optimizing unit <XLXI_36> ...

Optimizing unit <XLXI_35> ...

Optimizing unit <main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_24/XLXI_63> is unconnected in block <main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_8/XLXI_63> is unconnected in block <main>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 167
#      AND2                        : 20
#      AND3                        : 3
#      BUF                         : 8
#      GND                         : 1
#      INV                         : 62
#      LUT2                        : 2
#      LUT3                        : 35
#      LUT4                        : 28
#      OR2                         : 1
#      OR3                         : 2
#      OR4                         : 3
#      OR5                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 70
#      FDC                         : 12
#      FDCE                        : 58
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              70  out of  11440     0%  
 Number of Slice LUTs:                  127  out of   5720     2%  
    Number used as Logic:               127  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    197
   Number with an unused Flip Flop:     127  out of    197    64%  
   Number with an unused LUT:            70  out of    197    35%  
   Number of fully used LUT-FF pairs:     0  out of    197     0%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+----------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)      | Load  |
-----------------------------------------------+----------------------------+-------+
XLXI_24/XLXI_54/TC(XLXI_24/XLXI_54/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_67/Q3)| 5     |
XLXI_24/XLXI_52/TC(XLXI_24/XLXI_52/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_54/Q3)| 5     |
XLXI_24/XLXI_38/TC(XLXI_24/XLXI_38/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_52/Q3)| 5     |
XLXI_24/XLXI_36/TC(XLXI_24/XLXI_36/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_38/Q3)| 4     |
XLXI_24/XLXI_33/TC(XLXI_24/XLXI_33/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_36/Q3)| 4     |
XLXI_24/XLXI_31/TC(XLXI_24/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_24/XLXI_33/Q3)| 4     |
CLK                                            | IBUF+BUFG                  | 4     |
XLXI_8/XLXI_54/TC(XLXI_8/XLXI_54/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_67/Q3) | 5     |
XLXI_8/XLXI_52/TC(XLXI_8/XLXI_52/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_54/Q3) | 5     |
XLXI_8/XLXI_38/TC(XLXI_8/XLXI_38/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_52/Q3) | 5     |
XLXI_8/XLXI_36/TC(XLXI_8/XLXI_36/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_38/Q3) | 4     |
XLXI_8/XLXI_33/TC(XLXI_8/XLXI_33/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_36/Q3) | 4     |
XLXI_8/XLXI_31/TC(XLXI_8/XLXI_31/Mmux_TC11:O)  | NONE(*)(XLXI_8/XLXI_33/Q3) | 4     |
XLXN_7(XLXI_9:O)                               | NONE(*)(XLXI_8/XLXI_31/Q3) | 4     |
XLXI_8/XLXI_138/Q                              | NONE(XLXI_1/XLXI_3/Q)      | 3     |
XLXI_8/XLXI_139/Q                              | NONE(XLXI_2/XLXI_3/Q)      | 3     |
XLXN_16(XLXI_14:O)                             | NONE(*)(XLXI_3/Q)          | 1     |
XLXI_24/XLXI_139/Q                             | NONE(XLXI_22/Q)            | 1     |
-----------------------------------------------+----------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.870ns (Maximum Frequency: 348.432MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.569ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_67/Q0 (FF)
  Destination:       XLXI_24/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_54/TC falling
  Destination Clock: XLXI_24/XLXI_54/TC falling

  Data Path: XLXI_24/XLXI_67/Q0 to XLXI_24/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_54/Q0 (FF)
  Destination:       XLXI_24/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_52/TC falling
  Destination Clock: XLXI_24/XLXI_52/TC falling

  Data Path: XLXI_24/XLXI_54/Q0 to XLXI_24/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_52/Q0 (FF)
  Destination:       XLXI_24/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_38/TC falling
  Destination Clock: XLXI_24/XLXI_38/TC falling

  Data Path: XLXI_24/XLXI_52/Q0 to XLXI_24/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_38/Q0 (FF)
  Destination:       XLXI_24/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_36/TC falling
  Destination Clock: XLXI_24/XLXI_36/TC falling

  Data Path: XLXI_24/XLXI_38/Q0 to XLXI_24/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_36/Q0 (FF)
  Destination:       XLXI_24/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_33/TC falling
  Destination Clock: XLXI_24/XLXI_33/TC falling

  Data Path: XLXI_24/XLXI_36/Q0 to XLXI_24/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_33/Q0 (FF)
  Destination:       XLXI_24/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_24/XLXI_31/TC falling
  Destination Clock: XLXI_24/XLXI_31/TC falling

  Data Path: XLXI_24/XLXI_33/Q0 to XLXI_24/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_31/Q0 (FF)
  Destination:       XLXI_24/XLXI_31/Q0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_24/XLXI_31/Q0 to XLXI_24/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_54/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_67/Q0 (FF)
  Destination:       XLXI_8/XLXI_67/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_54/TC falling
  Destination Clock: XLXI_8/XLXI_54/TC falling

  Data Path: XLXI_8/XLXI_67/Q0 to XLXI_8/XLXI_67/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_52/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_54/Q0 (FF)
  Destination:       XLXI_8/XLXI_54/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_52/TC falling
  Destination Clock: XLXI_8/XLXI_52/TC falling

  Data Path: XLXI_8/XLXI_54/Q0 to XLXI_8/XLXI_54/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_38/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_52/Q0 (FF)
  Destination:       XLXI_8/XLXI_52/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_38/TC falling
  Destination Clock: XLXI_8/XLXI_38/TC falling

  Data Path: XLXI_8/XLXI_52/Q0 to XLXI_8/XLXI_52/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_36/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_38/Q0 (FF)
  Destination:       XLXI_8/XLXI_38/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_36/TC falling
  Destination Clock: XLXI_8/XLXI_36/TC falling

  Data Path: XLXI_8/XLXI_38/Q0 to XLXI_8/XLXI_38/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_33/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_36/Q0 (FF)
  Destination:       XLXI_8/XLXI_36/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_33/TC falling
  Destination Clock: XLXI_8/XLXI_33/TC falling

  Data Path: XLXI_8/XLXI_36/Q0 to XLXI_8/XLXI_36/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_31/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_33/Q0 (FF)
  Destination:       XLXI_8/XLXI_33/Q0 (FF)
  Source Clock:      XLXI_8/XLXI_31/TC falling
  Destination Clock: XLXI_8/XLXI_31/TC falling

  Data Path: XLXI_8/XLXI_33/Q0 to XLXI_8/XLXI_33/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_7'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_8/XLXI_31/Q0 (FF)
  Destination:       XLXI_8/XLXI_31/Q0 (FF)
  Source Clock:      XLXN_7 rising
  Destination Clock: XLXN_7 rising

  Data Path: XLXI_8/XLXI_31/Q0 to XLXI_8/XLXI_31/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_9_o_MUX_16_o11_INV_0 (Q3_GND_9_o_MUX_16_o)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_138/Q'
  Clock period: 2.843ns (frequency: 351.766MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_1/XLXI_3/Q (FF)
  Source Clock:      XLXI_8/XLXI_138/Q rising
  Destination Clock: XLXI_8/XLXI_138/Q rising

  Data Path: XLXI_1/XLXI_1/Q to XLXI_1/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.147  Q (Q)
     end scope: 'XLXI_1/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_1/XLXI_5 (XLXI_1/XLXN_5)
     begin scope: 'XLXI_1/XLXI_3:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.843ns (0.975ns logic, 1.868ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_8/XLXI_139/Q'
  Clock period: 2.870ns (frequency: 348.432MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.870ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_2/XLXI_3/Q (FF)
  Source Clock:      XLXI_8/XLXI_139/Q rising
  Destination Clock: XLXI_8/XLXI_139/Q rising

  Data Path: XLXI_2/XLXI_1/Q to XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_2/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_2/XLXI_5 (XLXI_2/XLXN_5)
     begin scope: 'XLXI_2/XLXI_3:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.870ns (0.975ns logic, 1.895ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_16'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_3/Q (FF)
  Destination:       XLXI_3/Q (FF)
  Source Clock:      XLXN_16 rising
  Destination Clock: XLXN_16 rising

  Data Path: XLXI_3/Q to XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_139/Q'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_22/Q (FF)
  Destination:       XLXI_22/Q (FF)
  Source Clock:      XLXI_24/XLXI_139/Q rising
  Destination Clock: XLXI_24/XLXI_139/Q rising

  Data Path: XLXI_22/Q to XLXI_22/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_8/XLXI_139/Q'
  Total number of paths / destination ports: 39 / 8
-------------------------------------------------------------------------
Offset:              8.426ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_1/Q (FF)
  Destination:       A (PAD)
  Source Clock:      XLXI_8/XLXI_139/Q rising

  Data Path: XLXI_2/XLXI_1/Q to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.830  Q (Q)
     end scope: 'XLXI_2/XLXI_1:Q'
     begin scope: 'XLXI_35:D1'
     LUT3:I2->O           13   0.205   0.932  Mmux_O11 (O)
     end scope: 'XLXI_35:O'
     INV:I->O              1   0.568   0.944  XLXI_20/XLXI_4 (XLXI_20/XLXN_10)
     AND2:I0->O            1   0.203   0.808  XLXI_20/XLXI_2 (XLXI_20/XLXN_8)
     OR4:I3->O             1   0.339   0.579  XLXI_20/XLXI_1 (A_OBUF)
     OBUF:I->O                 2.571          A_OBUF (A)
    ----------------------------------------
    Total                      8.426ns (4.333ns logic, 4.093ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_8/XLXI_138/Q'
  Total number of paths / destination ports: 38 / 7
-------------------------------------------------------------------------
Offset:              8.501ns (Levels of Logic = 7)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       A (PAD)
  Source Clock:      XLXI_8/XLXI_138/Q rising

  Data Path: XLXI_1/XLXI_1/Q to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  Q (Q)
     end scope: 'XLXI_1/XLXI_1:Q'
     begin scope: 'XLXI_35:D0'
     LUT3:I1->O           13   0.203   0.932  Mmux_O11 (O)
     end scope: 'XLXI_35:O'
     INV:I->O              1   0.568   0.944  XLXI_20/XLXI_4 (XLXI_20/XLXN_10)
     AND2:I0->O            1   0.203   0.808  XLXI_20/XLXI_2 (XLXI_20/XLXN_8)
     OR4:I3->O             1   0.339   0.579  XLXI_20/XLXI_1 (A_OBUF)
     OBUF:I->O                 2.571          A_OBUF (A)
    ----------------------------------------
    Total                      8.501ns (4.331ns logic, 4.170ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_24/XLXI_139/Q'
  Total number of paths / destination ports: 40 / 9
-------------------------------------------------------------------------
Offset:              8.569ns (Levels of Logic = 7)
  Source:            XLXI_22/Q (FF)
  Destination:       A (PAD)
  Source Clock:      XLXI_24/XLXI_139/Q rising

  Data Path: XLXI_22/Q to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.973  Q (Q)
     end scope: 'XLXI_22:Q'
     begin scope: 'XLXI_37:S0'
     LUT3:I0->O           13   0.205   0.932  Mmux_O11 (O)
     end scope: 'XLXI_37:O'
     INV:I->O              1   0.568   0.924  XLXI_20/XLXI_3 (XLXI_20/XLXN_9)
     AND2:I1->O            1   0.223   0.808  XLXI_20/XLXI_2 (XLXI_20/XLXN_8)
     OR4:I3->O             1   0.339   0.579  XLXI_20/XLXI_1 (A_OBUF)
     OBUF:I->O                 2.571          A_OBUF (A)
    ----------------------------------------
    Total                      8.569ns (4.353ns logic, 4.216ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 4)
  Source:            XLXI_3/Q (FF)
  Destination:       Buzzer (PAD)
  Source Clock:      XLXN_16 rising

  Data Path: XLXI_3/Q to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_3:Q'
     INV:I->O              1   0.568   0.924  XLXI_31 (XLXN_71)
     AND2:I1->O            1   0.223   0.579  XLXI_43 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      5.962ns (3.809ns logic, 2.153ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_139/Q
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_139/Q|    2.078|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_31/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_33/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_33/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_36/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_36/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_38/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_38/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_52/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_52/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_54/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_24/XLXI_54/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_138/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_138/Q|    2.843|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_139/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_139/Q|    2.870|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_31/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_31/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_33/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_33/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_36/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_36/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_38/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_38/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_52/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_52/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_8/XLXI_54/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_8/XLXI_54/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_16        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_7         |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 

Total memory usage is 4486824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   45 (   0 filtered)

