ARM S+PPO746
"Wse DMBdWW Rfe PosRR DpAddrdR DpCtrldW PosWW PosWR DpCtrldW"
Cycle=Rfe PosRR DpAddrdR DpCtrldW PosWW PosWR DpCtrldW Wse DMBdWW
Relax=
Safe=Rfe Wse PosWW PosWR PosRR DMBdWW DpAddrdR DpCtrldW
Prefetch=0:x=F,1:x=W
Orig=Wse DMBdWW Rfe PosRR DpAddrdR DpCtrldW PosWW PosWR DpCtrldW
{
%x0=x; %y0=y;
%y1=y; %z1=z; %a1=a; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | LDR R1, [%y1]    ;
 DMB           | EOR R2,R1,R1     ;
 MOV R1, #1    | LDR R3, [R2,%z1] ;
 STR R1, [%y0] | CMP R3, R3       ;
               | BNE LC00         ;
               | LC00:            ;
               | MOV R4, #1       ;
               | STR R4, [%a1]    ;
               | MOV R5, #2       ;
               | STR R5, [%a1]    ;
               | LDR R6, [%a1]    ;
               | CMP R6, R6       ;
               | BNE LC01         ;
               | LC01:            ;
               | MOV R7, #1       ;
               | STR R7, [%x1]    ;
exists
(a=2 /\ x=2 /\ 1:R0=1)
