
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093493                       # Number of seconds simulated
sim_ticks                                 93492628482                       # Number of ticks simulated
final_tick                               606101831370                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170402                       # Simulator instruction rate (inst/s)
host_op_rate                                   214240                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1868067                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335140                       # Number of bytes of host memory used
host_seconds                                 50047.80                       # Real time elapsed on the host
sim_insts                                  8528265204                       # Number of instructions simulated
sim_ops                                   10722216265                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2635264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1542528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1110272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1555968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1121152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1549824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       887808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1549184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11991296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5901056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5901056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20588                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12051                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8759                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        12108                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6936                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        12103                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 93682                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           46102                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                46102                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        56133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28186864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16498926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11875503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16642681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        54764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11991876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16576965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        50656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9496021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        53395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16570119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128259267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        56133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        54764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        50656                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        53395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             420311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63117875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63117875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63117875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        56133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28186864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16498926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11875503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16642681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        54764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11991876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16576965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        50656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9496021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        53395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16570119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191377142                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17519696                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15809312                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918636                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6545926                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6266757                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969856                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40745                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185733956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110263963                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17519696                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7236613                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21802500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2875939                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4024358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10661110                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213495229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191692729     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778404      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1593829      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          662244      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3627597      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3221813      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          628104      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307016      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9983493      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213495229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078142                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491804                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184744448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5025004                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21723701                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1933926                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1537283                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          490                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129298058                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2735                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1933926                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184928392                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3503266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       942553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21617402                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       569684                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129232150                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           83                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        240133                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       209041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2715                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151719612                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608737189                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608737189                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        16996748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        14990                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7554                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1446345                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30503407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15435606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139705                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       745276                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         128983345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124092140                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9830912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23483295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213495229                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.379016                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169452082     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13146901      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10836902      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4679254      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5933910      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5759697      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3267719      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256878      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161886      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213495229                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         313599     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2451990     86.44%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71122      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77836713     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083975      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29760687     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403333     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124092140                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553481                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2836711                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464578466                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138832433                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123039458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126928851                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223130                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1155364                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3147                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        90270                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        11000                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1933926                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3186588                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159182                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    128998447                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1385                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30503407                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15435606                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7558                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3147                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077022                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123225245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29659893                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       866895                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   66                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45062022                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16144195                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402129                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549615                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123043394                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123039458                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66439659                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130871193                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548786                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507672                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11494606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938744                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211561303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    168976390     79.87%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15515440      7.33%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7290611      3.45%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7213552      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959630      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8398475      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626037      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457411      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1123757      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211561303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1123757                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339448221                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259956085                       # The number of ROB writes
system.switch_cpus0.timesIdled                4077587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10707718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.242029                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.242029                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.446024                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.446024                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609230863                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142876543                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154008721                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus1.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18331682                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15035255                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1797077                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7767078                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7186937                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1882684                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80851                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    175234256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             104152494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18331682                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9069621                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22929344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5070690                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5202381                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10790179                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1783225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206611644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183682300     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2480706      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2881422      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1586336      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1837764      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1005470      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          681240      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1768770      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10687636      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206611644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081764                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464546                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       173836330                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6627167                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22749543                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       169775                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3228826                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2972479                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        16838                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     127145283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83545                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3228826                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       174102860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2415498                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3459601                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22664129                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       740727                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     127067446                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          189                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        193247                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       345342                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176618977                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    591661279                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    591661279                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151141450                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25477527                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33565                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18819                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1987983                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12125646                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6610496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173535                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1459836                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126884849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120026950                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160737                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15630200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36022291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3969                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206611644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156010500     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20374346      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10936667      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7559409      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6607797      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3388162      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       809853      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       529353      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       395557      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206611644                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31852     12.35%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        109192     42.33%     54.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116935     45.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100476574     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1876783      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14718      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11094393      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6564482      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120026950                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535350                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             257979                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447084260                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142549847                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118060652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120284929                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2111118                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1147                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130905                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7361                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3228826                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1979153                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       129901                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126918612                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12125646                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6610496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18828                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1147                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1002568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2049189                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118273502                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10424755                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1753448                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  109                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16987724                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16555365                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6562969                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118062576                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118060652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70181114                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        183753289                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526579                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381931                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88754635                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108890236                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18029494                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29685                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1807452                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203382818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158900513     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20625595     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8642761      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5195927      2.55%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3600416      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2325089      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1202456      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       970995      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1919066      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203382818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88754635                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108890236                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16494119                       # Number of memory references committed
system.switch_cpus1.commit.loads             10014528                       # Number of loads committed
system.switch_cpus1.commit.membars              14810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15583763                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98169105                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2215323                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1919066                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           328382884                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          257068350                       # The number of ROB writes
system.switch_cpus1.timesIdled                2680306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17591303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88754635                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108890236                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88754635                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.526098                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.526098                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395867                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395867                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       533580478                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163869485                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118680816                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29658                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus2.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18583014                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15205887                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1810548                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7629782                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7309241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1916945                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    178812018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             103934303                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18583014                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9226186                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21686110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4947210                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3789333                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10937989                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1812737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    207400510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       185714400     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1003534      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1600827      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2174762      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2238924      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1893988      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1063868      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1575506      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10134701      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    207400510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082885                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463572                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       176993943                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5622821                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21646887                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24170                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3112686                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3058201                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127548635                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1920                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3112686                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       177476928                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1194314                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3313888                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21194201                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1108490                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127508228                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        150035                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       483984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    177900827                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    593203299                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    593203299                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154216237                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        23684542                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31474                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16313                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3297094                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     11936821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6467069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76320                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1550298                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127364567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120924581                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16534                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14124640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     33863237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1006                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    207400510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.583049                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156236116     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21038522     10.14%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10646156      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8040805      3.88%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6329258      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2564163      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1595808      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       838819      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       110863      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    207400510                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23286     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         76443     37.69%     49.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       103069     50.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101703513     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1808057      1.50%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15158      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10950638      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6447215      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120924581                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539353                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             202798                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449469003                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    141521289                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119126263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121127379                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       249657                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1918581                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          502                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        93849                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3112686                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         945037                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106738                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127396282                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     11936821                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6467069                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16316                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          502                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1049928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1023168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2073096                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119270002                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10306462                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1654578                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16753414                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16944889                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6446952                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119126510                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119126263                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68386706                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        184308263                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.531332                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371045                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89897814                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110617849                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     16778430                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1833457                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    204287824                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541480                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158908175     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22499395     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8490885      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4046777      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3421790      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1952678      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1712402      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       774385      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2481337      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    204287824                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89897814                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110617849                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16391457                       # Number of memory references committed
system.switch_cpus2.commit.loads             10018237                       # Number of loads committed
system.switch_cpus2.commit.membars              15254                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15951112                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99665461                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2277850                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2481337                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           329202142                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257905321                       # The number of ROB writes
system.switch_cpus2.timesIdled                2705778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16802437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89897814                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110617849                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89897814                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.493976                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.493976                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400966                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400966                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       536787844                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      165934269                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118228805                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus3.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18332908                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15038087                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1798706                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7762661                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7186619                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1881928                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        80957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    175190705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             104126113                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18332908                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9068547                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22922277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5076513                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5213729                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10788053                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1784432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    206576651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       183654374     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2481119      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2879212      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1583832      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1838110      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1006588      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          681874      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1767807      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10683735      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    206576651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081769                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464428                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       173796432                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6635091                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22741565                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       170459                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3233101                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2971086                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        16840                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     127105277                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        83673                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3233101                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       174062670                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2472404                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3408107                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22657044                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       743322                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     127026302                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          210                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        196984                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       344569                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    176557103                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    591450028                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    591450028                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    151058189                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25498914                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33539                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18791                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1990577                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12126374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6606853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174064                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1458906                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         126844395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        119974416                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       162584                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15648823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36071479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3940                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    206576651                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580774                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269836                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    155992955     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20369463      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10933925      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7555728      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6605722      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3385264      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       810132      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       527777      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       395685      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    206576651                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          31883     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        108806     42.24%     54.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       116897     45.38%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    100433350     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1875343      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14710      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11091357      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6559656      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     119974416                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535115                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             257586                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002147                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    446945653                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    142527970                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    118005926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     120232002                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       303526                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2117326                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1145                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       130782                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7354                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3233101                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2032286                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       131178                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    126878116                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12126374                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6606853                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18788                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         92472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1145                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1048303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1003632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2051935                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    118219618                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10421760                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1754798                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  112                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            16979790                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16549035                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6558030                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527288                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             118007963                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            118005926                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70148111                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        183664315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526335                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381937                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88705848                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    108830383                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18049170                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1808994                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    203343550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535204                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354156                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158883449     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20617375     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8637227      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5192365      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3599602      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2323684      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1202068      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       970017      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1917763      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    203343550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88705848                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     108830383                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16485119                       # Number of memory references committed
system.switch_cpus3.commit.loads             10009048                       # Number of loads committed
system.switch_cpus3.commit.membars              14802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15575174                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         98115175                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2214111                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1917763                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           328304742                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          256992273                       # The number of ROB writes
system.switch_cpus3.timesIdled                2681037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17626296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88705848                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            108830383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88705848                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.527488                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.527488                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395650                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395650                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       533336037                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      163796265                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      118647010                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         29642                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  48                       # Number of system calls
system.switch_cpus4.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18579756                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15202275                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1812725                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7595121                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7301135                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1915351                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        82171                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    178777080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103919933                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18579756                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9216486                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21678716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4958067                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3790532                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10938644                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1814929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207368084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       185689368     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1003417      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1596617      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2173721      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2237211      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1894001      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1057860      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1579335      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10136554      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207368084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082870                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463508                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       176961158                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5621723                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21639885                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        23920                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3121395                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3058883                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          363                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     127536021                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1924                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3121395                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       177443094                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1193095                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3316547                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21188133                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1105817                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     127495826                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        149611                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       482995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    177886854                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    593140074                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    593140074                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    154114281                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        23772563                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        31443                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        16291                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3292126                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     11939389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6465066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        75862                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1552096                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         127352539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        31559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        120886309                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        16459                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     14181801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     34012870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1001                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207368084                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582955                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273632                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    156221084     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21025572     10.14%     85.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10644945      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8046131      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6322963      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2562176      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1597493      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       836996      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       110724      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207368084                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          23142     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         77233     37.95%     49.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       103144     50.68%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    101673470     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1807181      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15148      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     10945342      9.05%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6445168      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     120886309                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539183                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             203519                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    449360680                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    141566387                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    119076629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     121089828                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       246687                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1927776                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        96058                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3121395                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         944665                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       106578                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    127384229                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     11939389                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6465066                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        16295                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         89886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          491                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1050069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1025991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2076060                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    119220285                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10298010                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1666024                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16742925                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16938674                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6444915                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531752                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             119076838                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            119076629                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68363076                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        184256936                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.531111                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371020                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     89838372                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    110544690                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     16839574                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        30558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1835620                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    204246689                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541231                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390113                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    158894619     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22487930     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8485433      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4042289      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3419201      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1950727      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1714091      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       775150      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2477249      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    204246689                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     89838372                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     110544690                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16380617                       # Number of memory references committed
system.switch_cpus4.commit.loads             10011609                       # Number of loads committed
system.switch_cpus4.commit.membars              15244                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15940548                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         99599558                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2276343                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2477249                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           329153080                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          257889982                       # The number of ROB writes
system.switch_cpus4.timesIdled                2707277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16834863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           89838372                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            110544690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     89838372                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.495626                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.495626                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400701                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400701                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       536536778                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      165868591                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      118205547                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         30532                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus5.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18357449                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15053915                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1794817                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7742336                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7187537                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1884490                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        80904                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    175177414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             104271310                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18357449                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9072027                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22945031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5077686                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5197357                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10787180                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1780325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    206574755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       183629724     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2483078      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2872674      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1583582      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1841730      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1006518      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          679350      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1777566      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10700533      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    206574755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081879                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465076                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       173781800                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6620266                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22764314                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       170250                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3238122                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      2979600                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        16833                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     127294372                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        83364                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3238122                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       174048121                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2481858                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3383490                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22679378                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       743783                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     127214539                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        197169                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       345126                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    176790841                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    592316103                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    592316103                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    151174942                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        25615895                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        33591                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18836                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1990568                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12147925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6619593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       174475                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1466025                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         127030903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        33651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        120117925                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       166638                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15743162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36314126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3958                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    206574755                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581474                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270601                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    155949973     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     20371840      9.86%     85.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10941321      5.30%     90.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7565966      3.66%     94.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6616642      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3394501      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       810667      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       528290      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       395555      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    206574755                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32317     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        111245     42.67%     55.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       117141     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    100545844     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1877372      1.56%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        14721      0.01%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11107730      9.25%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6572258      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     120117925                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.535755                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             260703                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002170                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    447237946                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    142808876                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    118141674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     120378628                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       305434                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2131211                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          798                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1162                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       138597                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7358                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3238122                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2040605                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       132524                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    127064657                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        45035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12147925                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6619593                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18826                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         93480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1162                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1042475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1005939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2048414                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    118360402                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10434342                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1757523                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  103                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17005089                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16568142                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6570747                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.527916                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             118143687                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            118141674                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         70222711                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        183892558                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.526941                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381868                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88774274                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    108914243                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18151546                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        29693                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1805145                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    203336633                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535635                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.354710                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158846062     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     20629105     10.15%     88.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8644208      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5198397      2.56%     95.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3600137      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2323657      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1203897      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       970044      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1921126      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    203336633                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88774274                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     108914243                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16497710                       # Number of memory references committed
system.switch_cpus5.commit.loads             10016714                       # Number of loads committed
system.switch_cpus5.commit.membars              14814                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15587172                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         98190755                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2215802                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1921126                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           328480698                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          257369766                       # The number of ROB writes
system.switch_cpus5.timesIdled                2679412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17628192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88774274                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            108914243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88774274                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.525540                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.525540                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.395955                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.395955                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       533940129                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163967696                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      118810710                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         29666                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20384027                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16970086                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1850861                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7736944                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7449782                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2194495                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        86138                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177341847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111835284                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20384027                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9644277                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23309610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5154702                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5568859                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11011696                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1769157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    209507349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       186197739     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1429858      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1793724      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2868123      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1209458      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1545993      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1803009      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          827055      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11832390      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    209507349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090918                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498813                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       176297088                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6714288                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23198548                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        10901                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3286516                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3104504                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     136714667                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2525                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3286516                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176475573                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         571044                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5644524                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23030849                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       498836                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     135871329                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          122                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         72030                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       347990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    189753136                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    631839957                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    631839957                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    158806900                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30946236                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32830                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17080                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1748110                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12727958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6655514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        74839                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1509168                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         132662267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        127282195                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       128895                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16072198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     32730798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    209507349                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607531                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328263                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155579309     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24591791     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10057608      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5636747      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7636304      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2353308      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2310779      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1243507      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        97996      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    209507349                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         877095     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        120105     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       113483     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    107225223     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1740063      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15749      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11665847      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6635313      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     127282195                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567710                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1110683                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008726                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465311317                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    148768035                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    123971562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     128392878                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        94565                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2406385                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          618                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        96509                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3286516                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         434319                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        54558                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    132695229                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       104944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12727958                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6655514                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17081                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         47557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          618                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1095647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1041950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2137597                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    125069597                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11475001                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2212598                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18109682                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17687568                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6634681                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557841                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             123971990                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            123971562                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74273534                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        199534357                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552943                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372234                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     92390723                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    113846584                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18849120                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1866701                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    206220833                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.552062                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372554                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    158036469     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     24419862     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8866220      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4417398      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4039449      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1695566      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1680418      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       799654      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2265797      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    206220833                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     92390723                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     113846584                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16880578                       # Number of memory references committed
system.switch_cpus6.commit.loads             10321573                       # Number of loads committed
system.switch_cpus6.commit.membars              15850                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16501457                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        102499294                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2350935                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2265797                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           336650090                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          268677937                       # The number of ROB writes
system.switch_cpus6.timesIdled                2688994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               14695598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           92390723                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            113846584                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     92390723                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.426682                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.426682                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412085                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412085                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562750636                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      173221677                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      126434406                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31746                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus7.numCycles               224202947                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18341452                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15041842                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1796277                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7751101                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7187266                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1883254                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        80986                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    175217078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             104193694                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18341452                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9070520                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22931392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5072303                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5207022                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10789209                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1782053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    206603532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       183672140     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2481134      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2876080      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1583615      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1839881      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1007020      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          680205      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1773125      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10690332      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    206603532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081807                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464729                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       173818553                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6632772                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22750889                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       170111                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3231204                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      2975523                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        16838                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     127186595                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        83364                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3231204                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       174084215                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2418388                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3461173                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22666451                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       742098                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     127108376                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          192                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        195572                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       345106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    176666706                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    591841152                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    591841152                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    151148057                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        25518642                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33725                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18971                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1985263                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12126766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6614586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       173075                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1457496                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         126926931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        120051944                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       161589                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15663106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36100073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    206603532                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581074                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270188                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    155993125     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20377829      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10940340      5.30%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7556330      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6610196      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3390164      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       811742      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       528059      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       395747      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    206603532                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          32148     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        109309     42.29%     54.72% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       117043     45.28%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    100496816     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1876972      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14718      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11095871      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6567567      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     120051944                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535461                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             258500                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    447127509                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    142624982                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    118083643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     120310444                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       304380                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2111836                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          776                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1150                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       134756                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7362                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3231204                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1982157                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       130656                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    126960835                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        46488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12126766                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6614586                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18970                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         91761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1150                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1045669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1003803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2049472                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    118296902                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10425699                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1755042                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  107                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            16991747                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16559910                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6566048                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527633                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             118085716                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            118083643                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70191488                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        183784487                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526682                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381923                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     88758441                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    108894904                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18067102                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        29685                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1806687                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    203372328                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.535446                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354483                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    158889103     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     20625659     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8642241      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5198399      2.56%     95.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3599068      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2324847      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1202573      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       969883      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1920555      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    203372328                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     88758441                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     108894904                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16494757                       # Number of memory references committed
system.switch_cpus7.commit.loads             10014927                       # Number of loads committed
system.switch_cpus7.commit.membars              14810                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15584434                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         98173292                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2215412                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1920555                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           328413181                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          257155294                       # The number of ROB writes
system.switch_cpus7.timesIdled                2680199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17599415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           88758441                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            108894904                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     88758441                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.525990                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.525990                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395884                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395884                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       533676895                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      163898225                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      118725634                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         29658                       # number of misc regfile writes
system.l2.replacements                          93695                       # number of replacements
system.l2.tagsinuse                      32763.778133                       # Cycle average of tags in use
system.l2.total_refs                          2729083                       # Total number of references to valid blocks.
system.l2.sampled_refs                         126459                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.580773                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           323.721063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.845610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4903.648341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.682391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2804.589887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.956754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2050.760854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.703757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2838.933675                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.863502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2070.049840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.129362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2832.862423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.939226                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1601.437650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.307738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2823.036170                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1707.190269                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1435.158706                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1089.663686                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1406.038969                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1063.844689                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1421.990768                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            873.624816                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1439.797987                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.149647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.085589                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.062584                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.086637                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.063173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.086452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.048872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.086152                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.052099                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.043798                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.033254                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.042909                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.032466                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.043396                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.026661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.043939                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999871                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        50706                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37161                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27679                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        37085                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        27574                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        37190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        25559                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        37191                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  280156                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127756                       # number of Writeback hits
system.l2.Writeback_hits::total                127756                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1081                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        50775                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        37223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        27711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        37328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        25746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        37329                       # number of demand (read+write) hits
system.l2.demand_hits::total                   281237                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        50775                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37299                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27815                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        37223                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        27711                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        37328                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        25746                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        37329                       # number of overall hits
system.l2.overall_hits::total                  281237                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20588                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12040                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8674                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12148                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         8759                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        12103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         6936                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        12095                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 93650                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  32                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8674                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         8759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        12108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         6936                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        12103                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93682                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20588                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12051                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8674                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12156                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         8759                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        12108                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         6936                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        12103                       # number of overall misses
system.l2.overall_misses::total                 93682                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6147558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3304444541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5547342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1949003210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6238776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1397170612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5656802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1972212303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6204232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1412811088                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5500528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1962724416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5570007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1124547963                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6139504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1963610584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15133529466                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1681683                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1152585                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       818767                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      1130327                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4783362                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6147558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3304444541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5547342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1950684893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6238776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1397170612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5656802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1973364888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6204232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1412811088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5500528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1963543183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5570007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1124547963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6139504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1964740911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15138312828                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6147558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3304444541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5547342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1950684893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6238776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1397170612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5656802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1973364888                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6204232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1412811088                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5500528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1963543183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5570007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1124547963                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6139504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1964740911                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15138312828                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        49233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        36333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        49293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        32495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        49286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              373806                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127756                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127756                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1113                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49350                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        49379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        36470                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        49436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        32682                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        49432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               374919                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49350                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        49379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        36470                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        49436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        32682                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        49432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              374919                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.288776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244710                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246745                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.241076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.245532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.213448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.245404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.250531                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.073826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.054795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.034965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.054795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028751                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.288497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.237715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.246178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.240170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.244923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.212227                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.244841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249873                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.288497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.237715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.246178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.240170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.244923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.212227                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.244841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249873                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149940.439024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160503.426316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154092.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 161877.343023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148542.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 161075.698870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157133.388889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 162348.724317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155105.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 161298.217605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152792.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162168.422375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150540.729730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162132.059256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 157423.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 162348.952790                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161596.684100                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 152880.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 144073.125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 163753.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 141290.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149480.062500                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149940.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160503.426316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154092.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 161869.130612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148542.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 161075.698870                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157133.388889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 162336.696940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155105.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 161298.217605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152792.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162169.076891                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150540.729730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162132.059256                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 157423.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 162335.033545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161592.545292                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149940.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160503.426316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154092.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 161869.130612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148542.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 161075.698870                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157133.388889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 162336.696940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155105.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 161298.217605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152792.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162169.076891                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150540.729730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162132.059256                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 157423.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 162335.033545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161592.545292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                46102                       # number of writebacks
system.l2.writebacks::total                     46102                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12040                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8674                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         8759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        12103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         6936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        12095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            93650                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             32                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         8759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        12108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         6936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        12103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         8759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        12108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         6936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        12103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93682                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3761348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2105630565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3452038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1247656153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3795646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    891923422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3563577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1264532896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3880324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    902649623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3407669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1257710232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3418127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    720571986                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3870415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1259078204                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9678902225                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1039761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       686729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       528044                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       663729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2918263                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3761348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2105630565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3452038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1248695914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3795646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    891923422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3563577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1265219625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3880324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    902649623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3407669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1258238276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3418127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    720571986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3870415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1259741933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9681820488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3761348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2105630565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3452038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1248695914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3795646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    891923422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3563577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1265219625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3880324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    902649623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3407669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1258238276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3418127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    720571986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3870415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1259741933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9681820488                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.288776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.241076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.245532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.213448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.245404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.250531                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.073826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.054795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.034965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.054795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028751                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.288497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.237715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.246178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.240170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.244923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.212227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.244841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249873                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.288497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.237715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.246178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.240170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.244923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.212227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.244841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249873                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91740.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102274.653439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95889.944444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103625.926329                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90372.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102827.233341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98988.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104093.916365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97008.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103053.958557                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94657.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103917.229778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92381.810811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103888.694637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 99241.410256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104099.066060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 103351.865723                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 94523.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85841.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 105608.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 82966.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91195.718750                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91740.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102274.653439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95889.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 103617.617957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90372.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 102827.233341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98988.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104081.903998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97008.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 103053.958557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94657.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 103917.928312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92381.810811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103888.694637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 99241.410256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104085.097331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103347.713413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91740.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102274.653439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95889.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 103617.617957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90372.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 102827.233341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98988.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104081.903998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97008.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 103053.958557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94657.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 103917.928312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92381.810811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103888.694637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 99241.410256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104085.097331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103347.713413                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               580.444218                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010668944                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1727639.220513                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.371387                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.072831                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063095                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867104                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930199                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10661054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10661054                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10661054                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10661054                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10661054                       # number of overall hits
system.cpu0.icache.overall_hits::total       10661054                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8665466                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8665466                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8665466                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8665466                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8665466                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8665466                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10661110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10661110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10661110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10661110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10661110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10661110                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154740.464286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154740.464286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154740.464286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154740.464286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154740.464286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154740.464286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6714221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6714221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6714221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6714221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6714221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6714221                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159862.404762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159862.404762                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159862.404762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159862.404762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159862.404762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159862.404762                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71363                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432111093                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71619                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6033.470071                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.878171                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.121829                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27996980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27996980                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329922                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329922                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43326902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43326902                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43326902                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43326902                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249270                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249499                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249499                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27102721504                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27102721504                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19873022                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19873022                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27122594526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27122594526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27122594526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27122594526                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28246250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28246250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43576401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43576401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43576401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43576401                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008825                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008825                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108728.372865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108728.372865                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86781.755459                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86781.755459                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108708.229396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108708.229396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108708.229396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108708.229396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22716                       # number of writebacks
system.cpu0.dcache.writebacks::total            22716                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       177976                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       177976                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          160                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178136                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178136                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178136                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178136                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71294                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7012990647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7012990647                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4861670                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4861670                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7017852317                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7017852317                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7017852317                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7017852317                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98367.192849                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98367.192849                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70458.985507                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70458.985507                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98340.208750                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98340.208750                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98340.208750                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98340.208750                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.821655                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982469474                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1893004.766859                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.821655                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057406                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829842                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10790133                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10790133                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10790133                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10790133                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10790133                       # number of overall hits
system.cpu1.icache.overall_hits::total       10790133                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7802125                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7802125                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7802125                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7802125                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7802125                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7802125                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10790179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10790179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10790179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10790179                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10790179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10790179                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169611.413043                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169611.413043                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169611.413043                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169611.413043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169611.413043                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169611.413043                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6374630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6374630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6374630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6374630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6374630                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6374630                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172287.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172287.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172287.297297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172287.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172287.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172287.297297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49350                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166478184                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49606                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3356.009031                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.023933                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.976067                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914156                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085844                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7607322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7607322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6444139                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6444139                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16000                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16000                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14829                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14829                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14051461                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14051461                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14051461                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14051461                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169191                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169191                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3731                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3731                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       172922                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172922                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       172922                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172922                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20034225234                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20034225234                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    471894778                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    471894778                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20506120012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20506120012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20506120012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20506120012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7776513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7776513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6447870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6447870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14224383                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14224383                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14224383                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14224383                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021757                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012157                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012157                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012157                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012157                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118411.884994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118411.884994                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 126479.436612                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126479.436612                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118585.952117                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118585.952117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118585.952117                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118585.952117                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20164                       # number of writebacks
system.cpu1.dcache.writebacks::total            20164                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119990                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3582                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3582                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123572                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49201                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49201                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          149                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49350                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49350                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49350                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49350                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4536456398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4536456398                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11155780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11155780                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4547612178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4547612178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4547612178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4547612178                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92202.524298                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92202.524298                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74871.006711                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74871.006711                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92150.196109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92150.196109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92150.196109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92150.196109                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.083279                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981388299                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1890921.578035                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.083279                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069044                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830262                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10937937                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10937937                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10937937                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10937937                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10937937                       # number of overall hits
system.cpu2.icache.overall_hits::total       10937937                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8241090                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8241090                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8241090                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8241090                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8241090                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8241090                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10937989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10937989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10937989                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10937989                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10937989                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10937989                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158482.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158482.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158482.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158482.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158482.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158482.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7134923                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7134923                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7134923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7134923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7134923                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7134923                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162157.340909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162157.340909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162157.340909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162157.340909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162157.340909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162157.340909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36489                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160519597                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36745                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4368.474541                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.744710                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.255290                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913065                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086935                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7533683                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7533683                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6343123                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6343123                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16198                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16198                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     13876806                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13876806                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     13876806                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13876806                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       116820                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       116820                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          794                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          794                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       117614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        117614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       117614                       # number of overall misses
system.cpu2.dcache.overall_misses::total       117614                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13141945179                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13141945179                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     66910952                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     66910952                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13208856131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13208856131                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13208856131                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13208856131                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7650503                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7650503                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6343917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6343917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     13994420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13994420                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     13994420                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13994420                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015270                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015270                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000125                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008404                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008404                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008404                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008404                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112497.390678                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112497.390678                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84270.720403                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84270.720403                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112306.835334                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112306.835334                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112306.835334                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112306.835334                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8248                       # number of writebacks
system.cpu2.dcache.writebacks::total             8248                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80467                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80467                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          658                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          658                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81125                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81125                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81125                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81125                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36353                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36353                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          136                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36489                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36489                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3307099789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3307099789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8874953                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8874953                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3315974742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3315974742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3315974742                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3315974742                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002607                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002607                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90971.853465                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90971.853465                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65257.007353                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65257.007353                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90876.010359                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90876.010359                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90876.010359                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90876.010359                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.534369                       # Cycle average of tags in use
system.cpu3.icache.total_refs               982467348                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1893000.670520                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.534369                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056946                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829382                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10788007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10788007                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10788007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10788007                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10788007                       # number of overall hits
system.cpu3.icache.overall_hits::total       10788007                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7980815                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7980815                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7980815                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7980815                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7980815                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7980815                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10788053                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10788053                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10788053                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10788053                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10788053                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10788053                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 173495.978261                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 173495.978261                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 173495.978261                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 173495.978261                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 173495.978261                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 173495.978261                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6498067                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6498067                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6498067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6498067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6498067                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6498067                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 175623.432432                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 175623.432432                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 175623.432432                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 175623.432432                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 175623.432432                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 175623.432432                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 49379                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166473130                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49635                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3353.946409                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.025785                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.974215                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914163                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085837                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7605739                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7605739                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6440646                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6440646                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16030                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16030                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        14821                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        14821                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14046385                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14046385                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14046385                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14046385                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       169412                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       169412                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3720                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3720                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       173132                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        173132                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       173132                       # number of overall misses
system.cpu3.dcache.overall_misses::total       173132                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20074348122                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20074348122                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    476631892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    476631892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20550980014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20550980014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20550980014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20550980014                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7775151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7775151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6444366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6444366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14821                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14821                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14219517                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14219517                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14219517                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14219517                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021789                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021789                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000577                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000577                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012176                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012176                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012176                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012176                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118494.251423                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118494.251423                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 128126.852688                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 128126.852688                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 118701.222270                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118701.222270                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 118701.222270                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118701.222270                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20020                       # number of writebacks
system.cpu3.dcache.writebacks::total            20020                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       120179                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       120179                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3574                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3574                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       123753                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       123753                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       123753                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       123753                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        49233                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        49233                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          146                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        49379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        49379                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49379                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4552355318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4552355318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10396110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10396110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4562751428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4562751428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4562751428                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4562751428                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92465.527553                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92465.527553                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71206.232877                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71206.232877                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92402.669718                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92402.669718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92402.669718                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92402.669718                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.228830                       # Cycle average of tags in use
system.cpu4.icache.total_refs               981388960                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1898237.833656                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    41.228830                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.066072                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.827290                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10938598                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10938598                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10938598                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10938598                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10938598                       # number of overall hits
system.cpu4.icache.overall_hits::total       10938598                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8225103                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8225103                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8225103                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8225103                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8225103                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8225103                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10938644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10938644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10938644                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10938644                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10938644                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10938644                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 178806.586957                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 178806.586957                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 178806.586957                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 178806.586957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 178806.586957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 178806.586957                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7245187                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7245187                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7245187                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7245187                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7245187                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7245187                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 172504.452381                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 172504.452381                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 172504.452381                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 172504.452381                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 172504.452381                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 172504.452381                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 36470                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               160511737                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 36726                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4370.520530                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.745464                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.254536                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913068                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086932                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7530058                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7530058                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6338924                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6338924                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16172                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16172                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15266                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15266                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13868982                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13868982                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13868982                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13868982                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       116593                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       116593                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          800                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          800                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       117393                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        117393                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       117393                       # number of overall misses
system.cpu4.dcache.overall_misses::total       117393                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13173254755                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13173254755                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     68309015                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     68309015                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13241563770                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13241563770                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13241563770                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13241563770                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7646651                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7646651                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6339724                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6339724                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15266                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15266                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13986375                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13986375                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13986375                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13986375                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015248                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015248                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008393                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008393                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008393                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008393                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112984.954114                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112984.954114                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85386.268750                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85386.268750                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112796.876901                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112796.876901                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112796.876901                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112796.876901                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8194                       # number of writebacks
system.cpu4.dcache.writebacks::total             8194                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        80260                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        80260                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          663                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          663                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        80923                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        80923                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        80923                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        80923                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        36333                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        36333                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          137                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        36470                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        36470                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        36470                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        36470                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3316664826                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3316664826                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8989545                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8989545                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3325654371                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3325654371                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3325654371                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3325654371                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91285.190488                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91285.190488                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65617.116788                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65617.116788                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91188.768056                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91188.768056                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91188.768056                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91188.768056                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.884686                       # Cycle average of tags in use
system.cpu5.icache.total_refs               982466474                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1892998.986513                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.884686                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.057508                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.829943                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10787133                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10787133                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10787133                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10787133                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10787133                       # number of overall hits
system.cpu5.icache.overall_hits::total       10787133                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7899579                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7899579                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7899579                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7899579                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7899579                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7899579                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10787180                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10787180                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10787180                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10787180                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10787180                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10787180                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168076.148936                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168076.148936                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168076.148936                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168076.148936                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168076.148936                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168076.148936                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6371702                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6371702                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6371702                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6371702                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6371702                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6371702                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 172208.162162                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 172208.162162                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 172208.162162                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 172208.162162                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 172208.162162                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 172208.162162                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 49436                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166486886                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 49692                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3350.376036                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.024530                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.975470                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914158                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085842                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7614568                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7614568                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6445541                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6445541                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16050                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16050                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        14833                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        14833                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14060109                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14060109                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14060109                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14060109                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       169439                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       169439                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         3727                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3727                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       173166                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        173166                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       173166                       # number of overall misses
system.cpu5.dcache.overall_misses::total       173166                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20072500352                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20072500352                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    462582478                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    462582478                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20535082830                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20535082830                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20535082830                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20535082830                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7784007                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7784007                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6449268                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6449268                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        14833                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        14833                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14233275                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14233275                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14233275                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14233275                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021768                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021768                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000578                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012166                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012166                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012166                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012166                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 118464.464214                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 118464.464214                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 124116.575798                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 124116.575798                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 118586.112921                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 118586.112921                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 118586.112921                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 118586.112921                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20230                       # number of writebacks
system.cpu5.dcache.writebacks::total            20230                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       120146                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       120146                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         3584                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         3584                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       123730                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       123730                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       123730                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       123730                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        49293                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        49293                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          143                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        49436                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        49436                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        49436                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        49436                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4552823468                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4552823468                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9978294                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9978294                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4562801762                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4562801762                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4562801762                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4562801762                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003473                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003473                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92362.474753                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92362.474753                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69778.279720                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69778.279720                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92297.147059                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92297.147059                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92297.147059                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92297.147059                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.323768                       # Cycle average of tags in use
system.cpu6.icache.total_refs               984595211                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1993107.714575                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.323768                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061416                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790583                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11011650                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11011650                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11011650                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11011650                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11011650                       # number of overall hits
system.cpu6.icache.overall_hits::total       11011650                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7349005                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7349005                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7349005                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7349005                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7349005                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7349005                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11011696                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11011696                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11011696                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11011696                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11011696                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11011696                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159760.978261                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159760.978261                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159760.978261                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159760.978261                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159760.978261                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159760.978261                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6189559                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6189559                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6189559                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6189559                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6189559                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6189559                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158706.641026                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158706.641026                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158706.641026                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158706.641026                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158706.641026                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158706.641026                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 32682                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158089288                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 32938                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4799.601919                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.248457                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.751543                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911127                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088873                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8787573                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8787573                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6525022                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6525022                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16826                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16826                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15873                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15873                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15312595                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15312595                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15312595                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15312595                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        83862                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        83862                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1911                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1911                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        85773                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         85773                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        85773                       # number of overall misses
system.cpu6.dcache.overall_misses::total        85773                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8249227559                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8249227559                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    123835251                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    123835251                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   8373062810                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8373062810                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   8373062810                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8373062810                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8871435                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8871435                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6526933                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6526933                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15873                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15873                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15398368                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15398368                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15398368                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15398368                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009453                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000293                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005570                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005570                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98366.692411                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98366.692411                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64801.282575                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64801.282575                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97618.863862                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97618.863862                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97618.863862                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97618.863862                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        50301                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 12575.250000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7832                       # number of writebacks
system.cpu6.dcache.writebacks::total             7832                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        51367                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        51367                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1724                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1724                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        53091                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        53091                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        53091                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        53091                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        32495                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        32495                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          187                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        32682                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        32682                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        32682                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        32682                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2874974972                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2874974972                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13786792                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13786792                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2888761764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2888761764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2888761764                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2888761764                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88474.379812                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88474.379812                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73726.160428                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73726.160428                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88389.993391                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88389.993391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88389.993391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88389.993391                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               518.962770                       # Cycle average of tags in use
system.cpu7.icache.total_refs               982468500                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1882123.563218                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.893970                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   481.068800                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060728                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.770944                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831671                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10789159                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10789159                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10789159                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10789159                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10789159                       # number of overall hits
system.cpu7.icache.overall_hits::total       10789159                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8809247                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8809247                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8809247                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8809247                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8809247                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8809247                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10789209                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10789209                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10789209                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10789209                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10789209                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10789209                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 176184.940000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 176184.940000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 176184.940000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 176184.940000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 176184.940000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 176184.940000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7113264                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7113264                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7113264                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7113264                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7113264                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7113264                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 177831.600000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 177831.600000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 177831.600000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 177831.600000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 177831.600000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 177831.600000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 49432                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166478726                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 49688                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3350.481525                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.026102                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.973898                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914164                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085836                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7607525                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7607525                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6444382                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6444382                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16096                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16096                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        14829                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        14829                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14051907                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14051907                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14051907                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14051907                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       169214                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       169214                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3727                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3727                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172941                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172941                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172941                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172941                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20079924154                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20079924154                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    464527357                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    464527357                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  20544451511                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  20544451511                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  20544451511                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  20544451511                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7776739                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7776739                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6448109                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6448109                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        14829                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        14829                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14224848                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14224848                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14224848                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14224848                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021759                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021759                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000578                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000578                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012158                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012158                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012158                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012158                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 118665.855981                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 118665.855981                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 124638.410786                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 124638.410786                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 118794.568732                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 118794.568732                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 118794.568732                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 118794.568732                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        20352                       # number of writebacks
system.cpu7.dcache.writebacks::total            20352                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       119928                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       119928                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3581                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3581                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       123509                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       123509                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       123509                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       123509                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        49286                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        49286                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          146                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        49432                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        49432                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        49432                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        49432                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4551183557                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4551183557                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10541607                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10541607                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4561725164                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4561725164                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4561725164                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4561725164                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006338                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006338                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003475                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003475                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003475                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003475                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92342.319462                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92342.319462                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72202.787671                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72202.787671                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92282.836300                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92282.836300                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92282.836300                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92282.836300                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
