library	ieee;
use		ieee.std_logic_1164.all;
use		ieee.std_logic_unsigned.all;
use		ieee.std_logic_arith.all;

entity vga640480 is
	 port(
			address		:		  out	STD_LOGIC_VECTOR(13 DOWNTO 0);
			reset       :         in  STD_LOGIC;
			clk50       :		  out std_logic; 
			q		    :		  in STD_LOGIC;
			clk_0       :         in  STD_LOGIC; --50Mʱ������
			hs,vs       :         out STD_LOGIC; --��ͬ������ͬ���ź�
			r,g,b       :         out STD_LOGIC_vector(2 downto 0)
	  );
end vga640480;

architecture behavior of vga640480 is
	
	signal r1,g1,b1   : std_logic_vector(2 downto 0);					
	signal hs1,vs1    : std_logic;				
	signal vector_x : std_logic_vector(9 downto 0);		--X����
	signal vector_y : std_logic_vector(9 downto 0);		--Y����
	signal clk_1,clk	:	 std_logic;
begin

clk50 <= clk;
 -----------------------------------------------------------------------
  process(clk_0)	--��50M�����źŶ���Ƶ
    begin
        if(clk_0'event and clk_0='1') then 
             clk_1 <= not clk_1;
        end if;
 	end process;
 -----------------------------------------------------------------------
  process(clk_1)	--��25M�����źŶ���Ƶ
    begin
        if(clk_1'event and clk_1='1') then 
             clk <= not clk;
        end if;
 	end process;
 -----------------------------------------------------------------------
	 process(clk)	--������������������������
	 begin
	 if clk'event and clk='1' then
			if vector_x=799 then
				vector_x <= (others=>'0');
			else
				vector_x <= vector_x + 1;
			end if;
	 end if;
	 end process;

  -----------------------------------------------------------------------
	 process(clk)	--����������������������
	 begin
	  	if clk'event and clk='1' then
			if vector_x=799 then
				if vector_y=524 then
					vector_y <= (others=>'0');
				else
					vector_y <= vector_y + 1;
				end if;
			end if;
	  	end if;
	 end process;
 
  -----------------------------------------------------------------------
	 process(clk) --��ͬ���źŲ�����ͬ������96��ǰ��16��
	 begin
	 if clk'event and clk='1' then
		   	if vector_x>=656 and vector_x<752 then
		    	hs1 <= '0';
		   	else
		    	hs1 <= '1';
		   	end if;
		  end if;
	 end process;
 
 -----------------------------------------------------------------------
	 process(clk) --��ͬ���źŲ�����ͬ������2��ǰ��10��
	 begin
		if clk'event and clk='1' then
	   		if vector_y>=490 and vector_y<492 then
	    		vs1 <= '0';
	   		else
	    		vs1 <= '1';
	   		end if;
	  	end if;
	 end process;
 -----------------------------------------------------------------------
	 process(clk) --��ͬ���ź�����
	 begin
		if clk'event and clk='1' then
	   		hs <=  hs1;
	  	end if;
	 end process;

 -----------------------------------------------------------------------
	 process(clk) --��ͬ���ź�����
	 begin
		if clk'event and clk='1' then
	   		vs <=  vs1;
	  	end if;
	 end process;
	
 -----------------------------------------------------------------------	
	process(clk,vector_x,vector_y) -- XY���궨λ����
	begin  
		if vector_x>=640 or vector_y>=480 then
			r1  <= "000";
			g1	<= "000";
			b1	<= "000";
		elsif(clk'event and clk='1')then
		 			
		if vector_x(9 downto 5) = "01010" and vector_y(8 downto 5) = "0111" then
				address <= "0001" & vector_y(4 downto 0) & vector_x(4 downto 0);
				if q = '0' then
					r1 <="111";				  	
					b1 <="111";
					g1 <="111";
				else
					r1  <= "000";
					g1	<= "000";
					b1	<= "111"; 
				end if;
			else 
					r1  <= "000";
					g1	<= "000";
					b1	<= "000";
			end if;
			
		end if;		 
	end process;	

	-----------------------------------------------------------------------
	process (r1, g1, b1)	--ɫ������
	begin
		r	<= r1;
		g	<= g1;
		b	<= b1;
	end process;

end behavior;

