// Seed: 2216075973
module module_0 ();
  assign id_0 = id_0;
  reg   id_1 = 1;
  logic id_2;
  logic id_3;
  logic id_4 = 1;
  reg   id_5;
  type_11(
      1 * 1'b0 - 1, 1 ^ 1, 1
  );
  logic id_6;
  always @(posedge 1) begin
    id_2 = 1;
  end
  always @(posedge id_4 or posedge 1'b0) begin
    id_5 <= id_1;
  end
endmodule
