Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May  5 15:08:37 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CDMS/T_1ms/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.905     -120.100                    254                12957        0.021        0.000                      0                12957        3.000        0.000                       0                  6552  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         
  vga_clk_clk_pll    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -1.905     -120.100                    254                12731        0.021        0.000                      0                12731        9.500        0.000                       0                  6397  
  timer_clk_clk_pll        6.385        0.000                      0                   83        0.124        0.000                      0                   83        4.500        0.000                       0                   118  
  vga_clk_clk_pll         32.257        0.000                      0                   77        0.261        0.000                      0                   77       19.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.097        0.000                      0                   33        0.146        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        6.829        0.000                      0                   33        0.148        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :          254  Failing Endpoints,  Worst Slack       -1.905ns,  Total Violation     -120.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.201ns  (logic 5.460ns (25.754%)  route 15.741ns (74.246%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.830    15.772    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.896 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry_i_5/O
                         net (fo=1, routed)           0.000    15.896    cpu/PreIFI/data2[0]
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.320 r  cpu/PreIFI/pc1_o3_carry/O[1]
                         net (fo=2, routed)           0.584    16.904    cpu/LanuchI/IFIDI/data5[1]
    SLICE_X11Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.207 r  cpu/LanuchI/IFIDI/pc1_o[2]_i_2/O
                         net (fo=1, routed)           0.551    17.758    cpu/RFI/CsrI/pc1_o_reg[2]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    17.882 r  cpu/RFI/CsrI/pc1_o[2]_i_1/O
                         net (fo=3, routed)           0.862    18.744    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.483    17.992    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499    17.492    
                         clock uncertainty           -0.087    17.405    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.839    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -18.744    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/IfStageI/Preif_IFI/pc2_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.004ns  (logic 7.244ns (32.921%)  route 14.760ns (67.079%))
  Logic Levels:           32  (CARRY4=11 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 18.123 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.897 r  cpu/PreIFI/pc1_o3_carry__1/O[1]
                         net (fo=2, routed)           0.321    17.218    cpu/LanuchI/IFIDI/data5[9]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.521 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_7/O
                         net (fo=1, routed)           0.578    18.099    cpu/RFI/CsrI/pc1_o_reg[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    18.223 r  cpu/RFI/CsrI/pc2_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.223    cpu/PreIFI/pc2_o_reg[12][1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  cpu/PreIFI/pc2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.756    cpu/PreIFI/pc2_o_carry__1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  cpu/PreIFI/pc2_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.873    cpu/PreIFI/pc2_o_carry__2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.990 r  cpu/PreIFI/pc2_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.990    cpu/PreIFI/pc2_o_carry__3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  cpu/PreIFI/pc2_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.107    cpu/PreIFI/pc2_o_carry__4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  cpu/PreIFI/pc2_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.224    cpu/PreIFI/pc2_o_carry__5_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.547 r  cpu/PreIFI/pc2_o_carry__6/O[1]
                         net (fo=1, routed)           0.000    19.547    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]_0[29]
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.615    18.123    cpu/IfStageI/Preif_IFI/cpu_clk
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[30]/C
                         clock pessimism             -0.499    17.624    
                         clock uncertainty           -0.087    17.537    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)        0.109    17.646    cpu/IfStageI/Preif_IFI/pc2_o_reg[30]
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -19.547    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.124ns  (logic 5.615ns (26.581%)  route 15.509ns (73.419%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 17.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.799    15.740    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.124    15.864 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry_i_4/O
                         net (fo=1, routed)           0.000    15.864    cpu/PreIFI/pc2_o_carry_i_8[0]
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.444 r  cpu/PreIFI/pc1_o3_carry/O[2]
                         net (fo=1, routed)           0.423    16.867    cpu/LanuchI/IFIDI/data5[2]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.302    17.169 r  cpu/LanuchI/IFIDI/pc2_o_carry_i_6/O
                         net (fo=2, routed)           0.635    17.805    cpu/RFI/CsrI/pc1_o_reg[3]
    SLICE_X8Y96          LUT5 (Prop_lut5_I4_O)        0.124    17.929 r  cpu/RFI/CsrI/pc1_o[3]_i_1/O
                         net (fo=3, routed)           0.738    18.667    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.482    17.991    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499    17.491    
                         clock uncertainty           -0.087    17.404    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.838    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/IfStageI/Preif_IFI/pc2_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.920ns  (logic 7.160ns (32.664%)  route 14.760ns (67.336%))
  Logic Levels:           32  (CARRY4=11 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 18.123 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.897 r  cpu/PreIFI/pc1_o3_carry__1/O[1]
                         net (fo=2, routed)           0.321    17.218    cpu/LanuchI/IFIDI/data5[9]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.521 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_7/O
                         net (fo=1, routed)           0.578    18.099    cpu/RFI/CsrI/pc1_o_reg[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    18.223 r  cpu/RFI/CsrI/pc2_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.223    cpu/PreIFI/pc2_o_reg[12][1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  cpu/PreIFI/pc2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.756    cpu/PreIFI/pc2_o_carry__1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  cpu/PreIFI/pc2_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.873    cpu/PreIFI/pc2_o_carry__2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.990 r  cpu/PreIFI/pc2_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.990    cpu/PreIFI/pc2_o_carry__3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  cpu/PreIFI/pc2_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.107    cpu/PreIFI/pc2_o_carry__4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  cpu/PreIFI/pc2_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.224    cpu/PreIFI/pc2_o_carry__5_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.463 r  cpu/PreIFI/pc2_o_carry__6/O[2]
                         net (fo=1, routed)           0.000    19.463    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]_0[30]
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.615    18.123    cpu/IfStageI/Preif_IFI/cpu_clk
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[31]/C
                         clock pessimism             -0.499    17.624    
                         clock uncertainty           -0.087    17.537    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)        0.109    17.646    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -19.463    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.104ns  (logic 5.460ns (25.871%)  route 15.644ns (74.129%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 17.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.830    15.772    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.896 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry_i_5/O
                         net (fo=1, routed)           0.000    15.896    cpu/PreIFI/data2[0]
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.320 r  cpu/PreIFI/pc1_o3_carry/O[1]
                         net (fo=2, routed)           0.584    16.904    cpu/LanuchI/IFIDI/data5[1]
    SLICE_X11Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.207 r  cpu/LanuchI/IFIDI/pc1_o[2]_i_2/O
                         net (fo=1, routed)           0.551    17.758    cpu/RFI/CsrI/pc1_o_reg[2]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    17.882 r  cpu/RFI/CsrI/pc1_o[2]_i_1/O
                         net (fo=3, routed)           0.765    18.647    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.482    17.991    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499    17.491    
                         clock uncertainty           -0.087    17.404    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    16.838    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -18.647    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/IfStageI/Preif_IFI/pc2_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.900ns  (logic 7.140ns (32.603%)  route 14.760ns (67.397%))
  Logic Levels:           32  (CARRY4=11 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 18.123 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.897 r  cpu/PreIFI/pc1_o3_carry__1/O[1]
                         net (fo=2, routed)           0.321    17.218    cpu/LanuchI/IFIDI/data5[9]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.521 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_7/O
                         net (fo=1, routed)           0.578    18.099    cpu/RFI/CsrI/pc1_o_reg[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    18.223 r  cpu/RFI/CsrI/pc2_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.223    cpu/PreIFI/pc2_o_reg[12][1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  cpu/PreIFI/pc2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.756    cpu/PreIFI/pc2_o_carry__1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  cpu/PreIFI/pc2_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.873    cpu/PreIFI/pc2_o_carry__2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.990 r  cpu/PreIFI/pc2_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.990    cpu/PreIFI/pc2_o_carry__3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  cpu/PreIFI/pc2_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.107    cpu/PreIFI/pc2_o_carry__4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.224 r  cpu/PreIFI/pc2_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.224    cpu/PreIFI/pc2_o_carry__5_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.443 r  cpu/PreIFI/pc2_o_carry__6/O[0]
                         net (fo=1, routed)           0.000    19.443    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]_0[28]
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.615    18.123    cpu/IfStageI/Preif_IFI/cpu_clk
    SLICE_X12Y105        FDRE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[29]/C
                         clock pessimism             -0.499    17.624    
                         clock uncertainty           -0.087    17.537    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)        0.109    17.646    cpu/IfStageI/Preif_IFI/pc2_o_reg[29]
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -19.443    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/IfStageI/Preif_IFI/pc2_o_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.887ns  (logic 7.127ns (32.563%)  route 14.760ns (67.437%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 18.123 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.897 r  cpu/PreIFI/pc1_o3_carry__1/O[1]
                         net (fo=2, routed)           0.321    17.218    cpu/LanuchI/IFIDI/data5[9]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.521 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_7/O
                         net (fo=1, routed)           0.578    18.099    cpu/RFI/CsrI/pc1_o_reg[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    18.223 r  cpu/RFI/CsrI/pc2_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.223    cpu/PreIFI/pc2_o_reg[12][1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  cpu/PreIFI/pc2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.756    cpu/PreIFI/pc2_o_carry__1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  cpu/PreIFI/pc2_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.873    cpu/PreIFI/pc2_o_carry__2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.990 r  cpu/PreIFI/pc2_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.990    cpu/PreIFI/pc2_o_carry__3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  cpu/PreIFI/pc2_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.107    cpu/PreIFI/pc2_o_carry__4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.430 r  cpu/PreIFI/pc2_o_carry__5/O[1]
                         net (fo=1, routed)           0.000    19.430    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]_0[25]
    SLICE_X12Y104        FDSE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.615    18.123    cpu/IfStageI/Preif_IFI/cpu_clk
    SLICE_X12Y104        FDSE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[26]/C
                         clock pessimism             -0.499    17.624    
                         clock uncertainty           -0.087    17.537    
    SLICE_X12Y104        FDSE (Setup_fdse_C_D)        0.109    17.646    cpu/IfStageI/Preif_IFI/pc2_o_reg[26]
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -19.430    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/IfStageI/Preif_IFI/pc2_o_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.879ns  (logic 7.119ns (32.538%)  route 14.760ns (67.462%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 18.123 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.897 r  cpu/PreIFI/pc1_o3_carry__1/O[1]
                         net (fo=2, routed)           0.321    17.218    cpu/LanuchI/IFIDI/data5[9]
    SLICE_X14Y98         LUT6 (Prop_lut6_I5_O)        0.303    17.521 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_7/O
                         net (fo=1, routed)           0.578    18.099    cpu/RFI/CsrI/pc1_o_reg[10]
    SLICE_X12Y100        LUT5 (Prop_lut5_I4_O)        0.124    18.223 r  cpu/RFI/CsrI/pc2_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    18.223    cpu/PreIFI/pc2_o_reg[12][1]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  cpu/PreIFI/pc2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.756    cpu/PreIFI/pc2_o_carry__1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  cpu/PreIFI/pc2_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.873    cpu/PreIFI/pc2_o_carry__2_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.990 r  cpu/PreIFI/pc2_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.990    cpu/PreIFI/pc2_o_carry__3_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.107 r  cpu/PreIFI/pc2_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.107    cpu/PreIFI/pc2_o_carry__4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.422 r  cpu/PreIFI/pc2_o_carry__5/O[3]
                         net (fo=1, routed)           0.000    19.422    cpu/IfStageI/Preif_IFI/pc2_o_reg[31]_0[27]
    SLICE_X12Y104        FDSE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.615    18.123    cpu/IfStageI/Preif_IFI/cpu_clk
    SLICE_X12Y104        FDSE                                         r  cpu/IfStageI/Preif_IFI/pc2_o_reg[28]/C
                         clock pessimism             -0.499    17.624    
                         clock uncertainty           -0.087    17.537    
    SLICE_X12Y104        FDSE (Setup_fdse_C_D)        0.109    17.646    cpu/IfStageI/Preif_IFI/pc2_o_reg[28]
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -19.422    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.037ns  (logic 5.902ns (28.055%)  route 15.135ns (71.945%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.830    15.772    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.896 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry_i_5/O
                         net (fo=1, routed)           0.000    15.896    cpu/PreIFI/data2[0]
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.428 r  cpu/PreIFI/pc1_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    16.428    cpu/PreIFI/pc1_o3_carry_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.762 r  cpu/PreIFI/pc1_o3_carry__0/O[1]
                         net (fo=1, routed)           0.299    17.061    cpu/LanuchI/IFIDI/data5[5]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.303    17.364 r  cpu/LanuchI/IFIDI/pc2_o_carry__0_i_7/O
                         net (fo=2, routed)           0.472    17.836    cpu/RFI/CsrI/pc1_o_reg[6]
    SLICE_X11Y96         LUT5 (Prop_lut5_I4_O)        0.124    17.960 r  cpu/RFI/CsrI/pc1_o[6]_i_1/O
                         net (fo=3, routed)           0.620    18.580    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.483    17.992    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499    17.492    
                         clock uncertainty           -0.087    17.405    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.839    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.037ns  (logic 5.804ns (27.590%)  route 15.233ns (72.410%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.541    -2.457    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X47Y78         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.419    -2.038 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[521]/Q
                         net (fo=55, routed)          0.960    -1.078    cpu/ExStageI/IDEXI/Q[271]
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.296    -0.782 r  cpu/ExStageI/IDEXI/i__i_2__158/O
                         net (fo=4, routed)           1.026     0.244    cpu/ExStageI/IDEXI/to_ex_obus_reg[504]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.368 r  cpu/ExStageI/IDEXI/i__i_1__273/O
                         net (fo=1, routed)           0.645     1.013    cpu/ExStageI/EXI2/ALU/i___92_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.137 r  cpu/ExStageI/EXI2/ALU/i___1/O
                         net (fo=3, routed)           0.317     1.455    cpu/ExStageI/EXI2/ALU/i___1_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.124     1.579 r  cpu/ExStageI/EXI2/ALU/i___92/O
                         net (fo=3, routed)           1.154     2.733    cpu/ExStageI/IDEXI/to_mem_obus[389]_i_16_0[2]
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.857 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_39/O
                         net (fo=3, routed)           0.743     3.600    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/c10[20]
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.124     3.724 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_28/O
                         net (fo=2, routed)           0.969     4.693    cpu/ExStageI/IDEXI/EXI2/ALU/wallace_mul_item/u_c20/p_0_in[22]
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.817 r  cpu/ExStageI/IDEXI/to_mem_obus[468]_i_16/O
                         net (fo=1, routed)           0.825     5.643    ExStageI/EXI2/ALU/wallace_mul_item/sum[22]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.047 r  ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    ALU/wallace_mul_item/to_mem_obus_reg[468]_i_11_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.362 r  ALU/wallace_mul_item/to_mem_obus_reg[472]_i_12/O[3]
                         net (fo=1, routed)           0.597     6.959    cpu/ExStageI/IDEXI/to_mem_obus_reg[401][27]
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.307     7.266 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6/O
                         net (fo=1, routed)           0.433     7.699    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_6_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.823 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3/O
                         net (fo=1, routed)           0.154     7.977    cpu/ExStageI/IDEXI/to_mem_obus[472]_i_3_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.101 r  cpu/ExStageI/IDEXI/to_mem_obus[472]_i_2/O
                         net (fo=2, routed)           0.810     8.911    cpu/ExStageI/IDEXI/EXI2/alu_rl_o[27]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.035 r  cpu/ExStageI/IDEXI/to_mem_obus[401]_i_1/O
                         net (fo=6, routed)           0.852     9.886    cpu/LanuchI/IFIDI/to_ex_obus_reg[341][67]
    SLICE_X31Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.010 r  cpu/LanuchI/IFIDI/to_ex_obus[307]_i_1/O
                         net (fo=7, routed)           0.847    10.857    cpu/LanuchI/IFIDI/to_id_obus_reg[94]_0[151]
    SLICE_X30Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.981 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_37/O
                         net (fo=1, routed)           0.000    10.981    cpu/LanuchI/IFIDI/to_ex_obus0_i_37_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.555 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_30/CO[2]
                         net (fo=1, routed)           0.653    12.208    cpu/LanuchI/IFIDI/IDI1/data0
    SLICE_X28Y96         LUT6 (Prop_lut6_I5_O)        0.310    12.518 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_27/O
                         net (fo=1, routed)           0.994    13.512    cpu/LanuchI/IFIDI/to_ex_obus0_i_27_n_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.636 f  cpu/LanuchI/IFIDI/to_ex_obus0_i_17/O
                         net (fo=1, routed)           0.291    13.928    cpu/LanuchI/IFIDI/to_ex_obus0_i_17_n_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.052 r  cpu/LanuchI/IFIDI/to_ex_obus0_i_7/O
                         net (fo=35, routed)          0.214    14.265    cpu/LanuchI/IFIDI/to_id_obus_reg[81]_0
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.389 f  cpu/LanuchI/IFIDI/to_id_obus[162]_i_1/O
                         net (fo=139, routed)         0.428    14.817    cpu/LanuchI/IFIDI/D[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.941 r  cpu/LanuchI/IFIDI/to_id_obus[165]_i_4/O
                         net (fo=70, routed)          0.948    15.889    cpu/IfStageI/Preif_IFI/id_allowin
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.013 r  cpu/IfStageI/Preif_IFI/pc1_o3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.013    cpu/PreIFI/data2[5]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.563 r  cpu/PreIFI/pc1_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.563    cpu/PreIFI/pc1_o3_carry__0_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.785 r  cpu/PreIFI/pc1_o3_carry__1/O[0]
                         net (fo=1, routed)           0.436    17.221    cpu/LanuchI/IFIDI/data5[8]
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.299    17.520 r  cpu/LanuchI/IFIDI/pc2_o_carry__1_i_8/O
                         net (fo=2, routed)           0.331    17.851    cpu/RFI/CsrI/pc1_o_reg[9]
    SLICE_X11Y97         LUT5 (Prop_lut5_I4_O)        0.124    17.975 r  cpu/RFI/CsrI/pc1_o[9]_i_1/O
                         net (fo=3, routed)           0.605    18.580    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.483    17.992    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499    17.492    
                         clock uncertainty           -0.087    17.405    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.839    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                 -1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[677]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MemStageI/EXMEMI/to_mem_obus_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.553%)  route 0.163ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.643    -0.466    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X34Y100        FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[677]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.318 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[677]/Q
                         net (fo=1, routed)           0.163    -0.155    cpu/MemStageI/EXMEMI/to_mem_obus_reg[619]_0[384]
    SLICE_X36Y100        FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.917    -0.230    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X36Y100        FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[605]/C
                         clock pessimism              0.029    -0.201    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.025    -0.176    cpu/MemStageI/EXMEMI/to_mem_obus_reg[605]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu/MemStageI/EXMEMI/to_mem_obus_reg[359]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/WbStageI/MEMWBI/to_wb_obus_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.539%)  route 0.225ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.562    -0.547    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X33Y97         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[359]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[359]/Q
                         net (fo=1, routed)           0.225    -0.182    cpu/WbStageI/MEMWBI/to_wb_obus_reg[537]_0[213]
    SLICE_X36Y97         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.830    -0.317    cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X36Y97         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[318]/C
                         clock pessimism              0.033    -0.284    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.070    -0.214    cpu/WbStageI/MEMWBI/to_wb_obus_reg[318]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MemStageI/EXMEMI/to_mem_obus_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.561    -0.548    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X35Y98         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[593]/Q
                         net (fo=1, routed)           0.230    -0.177    cpu/MemStageI/EXMEMI/to_mem_obus_reg[619]_0[310]
    SLICE_X43Y98         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.832    -0.316    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X43Y98         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[521]/C
                         clock pessimism              0.033    -0.283    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.072    -0.211    cpu/MemStageI/EXMEMI/to_mem_obus_reg[521]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MemStageI/EXMEMI/to_mem_obus_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.425%)  route 0.236ns (62.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.561    -0.548    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X35Y97         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[252]/Q
                         net (fo=1, routed)           0.236    -0.172    cpu/MemStageI/EXMEMI/to_mem_obus_reg[619]_0[115]
    SLICE_X45Y97         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.833    -0.315    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X45Y97         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[216]/C
                         clock pessimism              0.033    -0.282    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.072    -0.210    cpu/MemStageI/EXMEMI/to_mem_obus_reg[216]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu/RFI/CountRegI/count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ExStageI/IDEXI/to_ex_obus_reg[431]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.551    -0.558    cpu/RFI/CountRegI/cpu_clk
    SLICE_X37Y78         FDRE                                         r  cpu/RFI/CountRegI/count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  cpu/RFI/CountRegI/count_reg_reg[21]/Q
                         net (fo=3, routed)           0.243    -0.175    cpu/LanuchI/IFIDI/countreg_to_id_obus[21]
    SLICE_X34Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  cpu/LanuchI/IFIDI/to_ex_obus[431]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    cpu/ExStageI/IDEXI/to_ex_obus_reg[691]_0[293]
    SLICE_X34Y83         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[431]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.822    -0.326    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X34Y83         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[431]/C
                         clock pessimism              0.033    -0.293    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120    -0.173    cpu/ExStageI/IDEXI/to_ex_obus_reg[431]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cpu/MemStageI/EXMEMI/to_mem_obus_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/WbStageI/MEMWBI/to_wb_obus_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.712%)  route 0.243ns (63.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.560    -0.549    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X35Y96         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[304]/Q
                         net (fo=1, routed)           0.243    -0.165    cpu/WbStageI/MEMWBI/to_wb_obus_reg[537]_0[190]
    SLICE_X41Y99         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.832    -0.316    cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X41Y99         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[263]/C
                         clock pessimism              0.033    -0.283    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.071    -0.212    cpu/WbStageI/MEMWBI/to_wb_obus_reg[263]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu/MemStageI/EXMEMI/to_mem_obus_reg[617]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/WbStageI/MEMWBI/to_wb_obus_reg[535]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.816%)  route 0.219ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.642    -0.467    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X34Y104        FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[617]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[617]/Q
                         net (fo=1, routed)           0.219    -0.084    cpu/WbStageI/MEMWBI/to_wb_obus_reg[537]_0[388]
    SLICE_X39Y105        FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[535]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.916    -0.231    cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X39Y105        FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[535]/C
                         clock pessimism              0.029    -0.202    
    SLICE_X39Y105        FDRE (Hold_fdre_C_D)         0.071    -0.131    cpu/WbStageI/MEMWBI/to_wb_obus_reg[535]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/MemStageI/EXMEMI/to_mem_obus_reg[547]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/WbStageI/MEMWBI/to_wb_obus_reg[465]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.643    -0.466    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X37Y101        FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[547]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[547]/Q
                         net (fo=1, routed)           0.234    -0.091    cpu/WbStageI/MEMWBI/to_wb_obus_reg[537]_0[322]
    SLICE_X30Y105        FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.916    -0.231    cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X30Y105        FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[465]/C
                         clock pessimism              0.029    -0.202    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.052    -0.150    cpu/WbStageI/MEMWBI/to_wb_obus_reg[465]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu/MemStageI/EXMEMI/to_mem_obus_reg[300]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/WbStageI/MEMWBI/to_wb_obus_reg[259]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.094%)  route 0.245ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.560    -0.549    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X34Y96         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[300]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[300]/Q
                         net (fo=1, routed)           0.245    -0.140    cpu/WbStageI/MEMWBI/to_wb_obus_reg[537]_0[186]
    SLICE_X41Y99         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.832    -0.316    cpu/WbStageI/MEMWBI/cpu_clk
    SLICE_X41Y99         FDRE                                         r  cpu/WbStageI/MEMWBI/to_wb_obus_reg[259]/C
                         clock pessimism              0.033    -0.283    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.075    -0.208    cpu/WbStageI/MEMWBI/to_wb_obus_reg[259]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/ExStageI/IDEXI/to_ex_obus_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/MemStageI/EXMEMI/to_mem_obus_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.095%)  route 0.239ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.561    -0.548    cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X31Y96         FDRE                                         r  cpu/ExStageI/IDEXI/to_ex_obus_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cpu/ExStageI/IDEXI/to_ex_obus_reg[333]/Q
                         net (fo=1, routed)           0.239    -0.168    cpu/MemStageI/EXMEMI/to_mem_obus_reg[619]_0[187]
    SLICE_X39Y99         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.830    -0.317    cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X39Y99         FDRE                                         r  cpu/MemStageI/EXMEMI/to_mem_obus_reg[297]/C
                         clock pessimism              0.033    -0.284    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.047    -0.237    cpu/MemStageI/EXMEMI/to_mem_obus_reg[297]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y30    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y30    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y87    cpu/ExStageI/IDEXI/to_ex_obus_reg[516]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y118   cpu/RFI/RFI/Regs_reg[30][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y133   cpu/RFI/RFI/Regs_reg[30][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y118   cpu/RFI/RFI/Regs_reg[30][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y81    cpu/ExStageI/IDEXI/to_ex_obus_reg[540]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y78    cpu/MemStageI/EXMEMI/to_mem_obus_reg[135]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y78    cpu/MemStageI/EXMEMI/to_mem_obus_reg[136]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y116   cpu/RFI/CsrI/pgd_reg_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y116   cpu/RFI/CsrI/pgd_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116   cpu/RFI/RFI/Regs_reg[31][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y119   cpu/RFI/RFI/Regs_reg[31][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y87    cpu/ExStageI/IDEXI/to_ex_obus_reg[523]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y87    cpu/ExStageI/IDEXI/to_ex_obus_reg[527]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y87    cpu/ExStageI/IDEXI/to_ex_obus_reg[528]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y102   cpu/IcacheI/Group1/DataICache_reg[4][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y101   cpu/LanuchI/IFIDI/to_id_obus_reg[85]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y100   cpu/LanuchI/IFIDI/to_id_obus_reg[88]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y136   cpu/RFI/RFI/Regs_reg[30][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y128   cpu/RFI/RFI/Regs_reg[30][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y126    cpu/RFI/RFI/Regs_reg[30][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y86    cpu/ExStageI/IDEXI/to_ex_obus_reg[537]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.956ns (55.226%)  route 1.586ns (44.774%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.557    -2.441    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456    -1.985 r  CDMS/T_1ms/cnt_1ms_reg[1]/Q
                         net (fo=3, routed)           0.863    -1.122    CDMS/T_1ms/cnt_1ms[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    -0.485 r  CDMS/T_1ms/cnt_1ms0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.485    CDMS/T_1ms/cnt_1ms0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.368 r  CDMS/T_1ms/cnt_1ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.368    CDMS/T_1ms/cnt_1ms0_carry__0_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.251 r  CDMS/T_1ms/cnt_1ms0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.251    CDMS/T_1ms/cnt_1ms0_carry__1_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.072 r  CDMS/T_1ms/cnt_1ms0_carry__2/O[1]
                         net (fo=1, routed)           0.723     0.795    CDMS/T_1ms/data0[14]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.306     1.101 r  CDMS/T_1ms/cnt_1ms[14]_i_1/O
                         net (fo=1, routed)           0.000     1.101    CDMS/T_1ms/cnt_1ms_0[14]
    SLICE_X51Y60         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.440     7.948    CDMS/T_1ms/timer_clk
    SLICE_X51Y60         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[14]/C
                         clock pessimism             -0.414     7.534    
                         clock uncertainty           -0.077     7.457    
    SLICE_X51Y60         FDCE (Setup_fdce_C_D)        0.029     7.486    CDMS/T_1ms/cnt_1ms_reg[14]
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.867ns (52.738%)  route 1.673ns (47.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.557    -2.441    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456    -1.985 r  CDMS/T_1ms/cnt_1ms_reg[1]/Q
                         net (fo=3, routed)           0.863    -1.122    CDMS/T_1ms/cnt_1ms[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    -0.485 r  CDMS/T_1ms/cnt_1ms0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.485    CDMS/T_1ms/cnt_1ms0_carry_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.368 r  CDMS/T_1ms/cnt_1ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.368    CDMS/T_1ms/cnt_1ms0_carry__0_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.251 r  CDMS/T_1ms/cnt_1ms0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.251    CDMS/T_1ms/cnt_1ms0_carry__1_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.012 r  CDMS/T_1ms/cnt_1ms0_carry__2/O[2]
                         net (fo=1, routed)           0.811     0.798    CDMS/T_1ms/data0[15]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.301     1.099 r  CDMS/T_1ms/cnt_1ms[15]_i_1/O
                         net (fo=1, routed)           0.000     1.099    CDMS/T_1ms/cnt_1ms_0[15]
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.439     7.947    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[15]/C
                         clock pessimism             -0.414     7.533    
                         clock uncertainty           -0.077     7.456    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.031     7.487    CDMS/T_1ms/cnt_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.952ns (27.060%)  route 2.566ns (72.940%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.859     0.952    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.076 r  CDMS/T_1ms/cnt_1ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.076    CDMS/T_1ms/cnt_1ms_0[2]
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.440     7.948    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[2]/C
                         clock pessimism             -0.414     7.534    
                         clock uncertainty           -0.077     7.457    
    SLICE_X51Y59         FDCE (Setup_fdce_C_D)        0.029     7.486    CDMS/T_1ms/cnt_1ms_reg[2]
  -------------------------------------------------------------------
                         required time                          7.486    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.952ns (27.044%)  route 2.568ns (72.956%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.861     0.954    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.078 r  CDMS/T_1ms/cnt_1ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.078    CDMS/T_1ms/cnt_1ms_0[3]
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.440     7.948    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[3]/C
                         clock pessimism             -0.414     7.534    
                         clock uncertainty           -0.077     7.457    
    SLICE_X51Y59         FDCE (Setup_fdce_C_D)        0.031     7.488    CDMS/T_1ms/cnt_1ms_reg[3]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.980ns (27.620%)  route 2.568ns (72.380%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.861     0.954    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.152     1.106 r  CDMS/T_1ms/cnt_1ms[4]_i_1/O
                         net (fo=1, routed)           0.000     1.106    CDMS/T_1ms/cnt_1ms_0[4]
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.440     7.948    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[4]/C
                         clock pessimism             -0.414     7.534    
                         clock uncertainty           -0.077     7.457    
    SLICE_X51Y59         FDCE (Setup_fdce_C_D)        0.075     7.532    CDMS/T_1ms/cnt_1ms_reg[4]
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.980ns (27.636%)  route 2.566ns (72.364%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.859     0.952    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I0_O)        0.152     1.104 r  CDMS/T_1ms/cnt_1ms[5]_i_1/O
                         net (fo=1, routed)           0.000     1.104    CDMS/T_1ms/cnt_1ms_0[5]
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.440     7.948    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[5]/C
                         clock pessimism             -0.414     7.534    
                         clock uncertainty           -0.077     7.457    
    SLICE_X51Y59         FDCE (Setup_fdce_C_D)        0.075     7.532    CDMS/T_1ms/cnt_1ms_reg[5]
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.952ns (27.060%)  route 2.566ns (72.940%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.859     0.952    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.124     1.076 r  CDMS/T_1ms/cnt_1ms[10]_i_1/O
                         net (fo=1, routed)           0.000     1.076    CDMS/T_1ms/cnt_1ms_0[10]
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.439     7.947    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
                         clock pessimism             -0.389     7.558    
                         clock uncertainty           -0.077     7.481    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.029     7.510    CDMS/T_1ms/cnt_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.952ns (27.044%)  route 2.568ns (72.956%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.861     0.954    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.124     1.078 r  CDMS/T_1ms/cnt_1ms[13]_i_1/O
                         net (fo=1, routed)           0.000     1.078    CDMS/T_1ms/cnt_1ms_0[13]
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.439     7.947    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[13]/C
                         clock pessimism             -0.389     7.558    
                         clock uncertainty           -0.077     7.481    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.031     7.512    CDMS/T_1ms/cnt_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                          7.512    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.980ns (27.620%)  route 2.568ns (72.380%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.861     0.954    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.152     1.106 r  CDMS/T_1ms/cnt_1ms[6]_i_1/O
                         net (fo=1, routed)           0.000     1.106    CDMS/T_1ms/cnt_1ms_0[6]
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.439     7.947    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[6]/C
                         clock pessimism             -0.389     7.558    
                         clock uncertainty           -0.077     7.481    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.075     7.556    CDMS/T_1ms/cnt_1ms_reg[6]
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/cnt_1ms_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.980ns (27.636%)  route 2.566ns (72.364%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.556    -2.442    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.986 r  CDMS/T_1ms/cnt_1ms_reg[10]/Q
                         net (fo=2, routed)           0.848    -1.138    CDMS/T_1ms/cnt_1ms[10]
    SLICE_X52Y60         LUT4 (Prop_lut4_I3_O)        0.124    -1.014 r  CDMS/T_1ms/clk_1ms_i_4/O
                         net (fo=1, routed)           0.282    -0.732    CDMS/T_1ms/clk_1ms_i_4_n_0
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.124    -0.608 r  CDMS/T_1ms/clk_1ms_i_3/O
                         net (fo=2, routed)           0.577    -0.031    CDMS/T_1ms/clk_1ms_i_3_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.093 r  CDMS/T_1ms/cnt_1ms[15]_i_2/O
                         net (fo=15, routed)          0.859     0.952    CDMS/T_1ms/cnt_1ms[15]_i_2_n_0
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.152     1.104 r  CDMS/T_1ms/cnt_1ms[12]_i_1/O
                         net (fo=1, routed)           0.000     1.104    CDMS/T_1ms/cnt_1ms_0[12]
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.439     7.947    CDMS/T_1ms/timer_clk
    SLICE_X51Y61         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[12]/C
                         clock pessimism             -0.389     7.558    
                         clock uncertainty           -0.077     7.481    
    SLICE_X51Y61         FDCE (Setup_fdce_C_D)        0.075     7.556    CDMS/T_1ms/cnt_1ms_reg[12]
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  6.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.585    -0.524    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.059    -0.325    u_confreg/conf_wdata_r1[25]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.076    -0.448    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.585    -0.524    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.062    -0.322    u_confreg/conf_wdata_r1[26]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.078    -0.446    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.585    -0.524    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.058    -0.326    u_confreg/conf_wdata_r1[24]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.071    -0.453    u_confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.585    -0.524    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.065    -0.318    u_confreg/conf_wdata_r1[21]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.075    -0.449    u_confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.589    -0.520    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_confreg/conf_wdata_r2_reg[11]/Q
                         net (fo=1, routed)           0.052    -0.327    u_confreg/data[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  u_confreg/timer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    u_confreg/timer[8]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.218 r  u_confreg/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    u_confreg/timer_reg[8]_i_1_n_4
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.858    -0.290    u_confreg/timer_clk
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[11]/C
                         clock pessimism             -0.218    -0.507    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.134    -0.373    u_confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_begin_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.589    -0.520    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  u_confreg/write_timer_begin_r1_reg/Q
                         net (fo=1, routed)           0.120    -0.273    u_confreg/write_timer_begin_r1
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.858    -0.290    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.023    -0.497    u_confreg/write_timer_begin_r2_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.555    -0.554    u_confreg/timer_clk
    SLICE_X53Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.170    -0.243    u_confreg/conf_wdata_r1[17]
    SLICE_X53Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.324    u_confreg/timer_clk
    SLICE_X53Y70         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.231    -0.554    
    SLICE_X53Y70         FDRE (Hold_fdre_C_D)         0.066    -0.488    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.348ns (86.977%)  route 0.052ns (13.023%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.589    -0.520    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_confreg/conf_wdata_r2_reg[11]/Q
                         net (fo=1, routed)           0.052    -0.327    u_confreg/data[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  u_confreg/timer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    u_confreg/timer[8]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.173 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.173    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.120 r  u_confreg/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.120    u_confreg/timer_reg[12]_i_1_n_7
    SLICE_X60Y63         FDRE                                         r  u_confreg/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.856    -0.291    u_confreg/timer_clk
    SLICE_X60Y63         FDRE                                         r  u_confreg/timer_reg[12]/C
                         clock pessimism             -0.216    -0.506    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.134    -0.372    u_confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CDMS/T_1ms/cnt_1ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDMS/T_1ms/clk_1ms_reg/D
                            (rising edge-triggered cell FDCE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.451%)  route 0.206ns (52.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.563    -0.546    CDMS/T_1ms/timer_clk
    SLICE_X51Y59         FDCE                                         r  CDMS/T_1ms/cnt_1ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  CDMS/T_1ms/cnt_1ms_reg[1]/Q
                         net (fo=3, routed)           0.206    -0.199    CDMS/T_1ms/cnt_1ms[1]
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  CDMS/T_1ms/clk_1ms_i_1/O
                         net (fo=1, routed)           0.000    -0.154    CDMS/T_1ms/clk_1ms_i_1_n_0
    SLICE_X52Y60         FDCE                                         r  CDMS/T_1ms/clk_1ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.832    -0.315    CDMS/T_1ms/timer_clk
    SLICE_X52Y60         FDCE                                         r  CDMS/T_1ms/clk_1ms_reg/C
                         clock pessimism             -0.217    -0.531    
    SLICE_X52Y60         FDCE (Hold_fdce_C_D)         0.120    -0.411    CDMS/T_1ms/clk_1ms_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.361ns (87.387%)  route 0.052ns (12.613%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.589    -0.520    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_confreg/conf_wdata_r2_reg[11]/Q
                         net (fo=1, routed)           0.052    -0.327    u_confreg/data[11]
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  u_confreg/timer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    u_confreg/timer[8]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.173 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.173    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.107 r  u_confreg/timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.107    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X60Y63         FDRE                                         r  u_confreg/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.856    -0.291    u_confreg/timer_clk
    SLICE_X60Y63         FDRE                                         r  u_confreg/timer_reg[14]/C
                         clock pessimism             -0.216    -0.506    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.134    -0.372    u_confreg/timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y60    CDMS/T_1ms/clk_1ms_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y60    CDMS/T_1ms/cnt_1ms_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y60    CDMS/T_1ms/clk_1ms_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y60    CDMS/T_1ms/cnt_1ms_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y60    CDMS/T_1ms/cnt_1ms_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y60    CDMS/T_1ms/clk_1ms_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y60    CDMS/T_1ms/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y60    CDMS/T_1ms/cnt_1ms_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y61    CDMS/T_1ms/cnt_1ms_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X51Y59    CDMS/T_1ms/cnt_1ms_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_pll
  To Clock:  vga_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       32.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.257ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 2.507ns (34.826%)  route 4.692ns (65.174%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.164 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[3]
                         net (fo=1, routed)           0.774     0.610    vga_colorbat_item/vga_driver_item/video_memory_raddr0[8]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915     1.525 f  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[3]
                         net (fo=4, routed)           2.249     3.774    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.307     4.081 r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b//i_/O
                         net (fo=1, routed)           0.669     4.750    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.468    37.976    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.548    
                         clock uncertainty           -0.098    37.450    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.007    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 32.257    

Slack (MET) :             33.700ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.200ns (40.332%)  route 3.255ns (59.668%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.164 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[3]
                         net (fo=1, routed)           0.774     0.610    vga_colorbat_item/vga_driver_item/video_memory_raddr0[8]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915     1.525 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[3]
                         net (fo=4, routed)           1.481     3.006    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.473    37.981    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.553    
                         clock uncertainty           -0.098    37.455    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    36.706    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 33.700    

Slack (MET) :             33.852ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.136ns (40.269%)  route 3.168ns (59.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.164 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[3]
                         net (fo=1, routed)           0.774     0.610    vga_colorbat_item/vga_driver_item/video_memory_raddr0[8]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.851     1.461 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[2]
                         net (fo=3, routed)           1.395     2.855    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.468    37.976    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.548    
                         clock uncertainty           -0.098    37.450    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.743    36.707    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                 33.852    

Slack (MET) :             33.955ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.116ns (40.637%)  route 3.091ns (59.363%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    -0.229 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[2]
                         net (fo=1, routed)           0.597     0.368    vga_colorbat_item/vga_driver_item/video_memory_raddr0[7]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     1.045 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.045    vga_colorbat_item/vga_driver_item/video_ram_item_i_8_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.264 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[0]
                         net (fo=3, routed)           1.494     2.758    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.468    37.976    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.548    
                         clock uncertainty           -0.098    37.450    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737    36.713    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 33.955    

Slack (MET) :             33.986ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.428ns (27.620%)  route 3.742ns (72.380%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    -0.577 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[1]
                         net (fo=2, routed)           0.811     0.234    vga_colorbat_item/vga_diplay_item/O[1]
    SLICE_X46Y65         LUT2 (Prop_lut2_I0_O)        0.306     0.540 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_16/O
                         net (fo=1, routed)           0.000     0.540    vga_colorbat_item/vga_driver_item/video_ram_item[2]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     0.790 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_8/O[2]
                         net (fo=3, routed)           1.931     2.721    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.468    37.976    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.548    
                         clock uncertainty           -0.098    37.450    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.743    36.707    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                 33.986    

Slack (MET) :             33.987ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.220ns (42.951%)  route 2.949ns (57.049%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    -0.229 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[2]
                         net (fo=1, routed)           0.597     0.368    vga_colorbat_item/vga_driver_item/video_memory_raddr0[7]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.677     1.045 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.045    vga_colorbat_item/vga_driver_item/video_ram_item_i_8_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.368 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[1]
                         net (fo=3, routed)           1.352     2.720    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.473    37.981    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.553    
                         clock uncertainty           -0.098    37.455    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    36.707    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -2.720    
  -------------------------------------------------------------------
                         slack                                 33.987    

Slack (MET) :             34.006ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.200ns (42.785%)  route 2.942ns (57.215%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.549    -2.449    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.518    -1.931 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[5]/Q
                         net (fo=8, routed)           1.000    -0.931    vga_colorbat_item/vga_diplay_item/pixel_ypos[2]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.124    -0.807 r  vga_colorbat_item/vga_diplay_item/video_ram_item_i_23/O
                         net (fo=1, routed)           0.000    -0.807    vga_colorbat_item/vga_driver_item/S[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.164 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_15/O[3]
                         net (fo=1, routed)           0.774     0.610    vga_colorbat_item/vga_driver_item/video_memory_raddr0[8]
    SLICE_X46Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915     1.525 r  vga_colorbat_item/vga_driver_item/video_ram_item_i_7/O[3]
                         net (fo=4, routed)           1.169     2.693    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.466    37.974    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.428    37.546    
                         clock uncertainty           -0.098    37.448    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    36.699    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.699    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                 34.006    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.042ns (18.966%)  route 4.452ns (81.034%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.550    -2.448    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y62         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.930 f  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/Q
                         net (fo=8, routed)           1.120    -0.810    vga_colorbat_item/vga_driver_item/Q[1]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    -0.686 f  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3/O
                         net (fo=3, routed)           0.991     0.305    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124     0.429 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11/O
                         net (fo=1, routed)           0.794     1.223    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_5/O
                         net (fo=14, routed)          0.879     2.226    vga_colorbat_item/vga_driver_item/cnt_y1__16
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.152     2.378 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_1/O
                         net (fo=12, routed)          0.668     3.046    vga_colorbat_item/vga_driver_item/cnt_y0
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.432    37.940    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
                         clock pessimism             -0.414    37.526    
                         clock uncertainty           -0.098    37.428    
    SLICE_X42Y63         FDCE (Setup_fdce_C_CE)      -0.371    37.057    vga_colorbat_item/vga_driver_item/cnt_y_reg[0]
  -------------------------------------------------------------------
                         required time                         37.057    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.042ns (18.966%)  route 4.452ns (81.034%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.550    -2.448    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y62         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.930 f  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/Q
                         net (fo=8, routed)           1.120    -0.810    vga_colorbat_item/vga_driver_item/Q[1]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    -0.686 f  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3/O
                         net (fo=3, routed)           0.991     0.305    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124     0.429 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11/O
                         net (fo=1, routed)           0.794     1.223    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_5/O
                         net (fo=14, routed)          0.879     2.226    vga_colorbat_item/vga_driver_item/cnt_y1__16
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.152     2.378 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_1/O
                         net (fo=12, routed)          0.668     3.046    vga_colorbat_item/vga_driver_item/cnt_y0
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.432    37.940    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/C
                         clock pessimism             -0.414    37.526    
                         clock uncertainty           -0.098    37.428    
    SLICE_X42Y63         FDCE (Setup_fdce_C_CE)      -0.371    37.057    vga_colorbat_item/vga_driver_item/cnt_y_reg[1]
  -------------------------------------------------------------------
                         required time                         37.057    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_pll rise@40.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.042ns (18.966%)  route 4.452ns (81.034%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.550    -2.448    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y62         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518    -1.930 f  vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/Q
                         net (fo=8, routed)           1.120    -0.810    vga_colorbat_item/vga_driver_item/Q[1]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    -0.686 f  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3/O
                         net (fo=3, routed)           0.991     0.305    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_3_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124     0.429 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11/O
                         net (fo=1, routed)           0.794     1.223    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_11_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_5/O
                         net (fo=14, routed)          0.879     2.226    vga_colorbat_item/vga_driver_item/cnt_y1__16
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.152     2.378 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_1/O
                         net (fo=12, routed)          0.668     3.046    vga_colorbat_item/vga_driver_item/cnt_y0
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    34.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582    36.417    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.508 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          1.432    37.940    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[2]/C
                         clock pessimism             -0.414    37.526    
                         clock uncertainty           -0.098    37.428    
    SLICE_X42Y63         FDCE (Setup_fdce_C_CE)      -0.371    37.057    vga_colorbat_item/vga_driver_item/cnt_y_reg[2]
  -------------------------------------------------------------------
                         required time                         37.057    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 34.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.233%)  route 0.176ns (51.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.556    -0.553    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y67         FDRE                                         r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.176    -0.213    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X47Y68         FDRE                                         r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.822    -0.325    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y68         FDRE                                         r  vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.066    -0.474    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/Q
                         net (fo=4, routed)           0.149    -0.239    vga_colorbat_item/vga_driver_item/cnt_y_reg[11]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  vga_colorbat_item/vga_driver_item/cnt_y[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    vga_colorbat_item/vga_driver_item/cnt_y[8]_i_2_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.130 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1_n_4
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.825    -0.323    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[11]/C
                         clock pessimism             -0.230    -0.552    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.273ns (61.132%)  route 0.174ns (38.868%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/Q
                         net (fo=10, routed)          0.174    -0.215    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]_0[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.170    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_7_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.106 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.106    vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2_n_4
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.826    -0.322    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[3]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.823%)  route 0.187ns (40.177%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.201    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]_0[5]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  vga_colorbat_item/vga_driver_item/cnt_y[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.156    vga_colorbat_item/vga_driver_item/cnt_y[8]_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1_n_7
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.825    -0.323    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/C
                         clock pessimism             -0.230    -0.552    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.388 f  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/Q
                         net (fo=5, routed)           0.187    -0.201    vga_colorbat_item/vga_driver_item/pixel_ypos[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.156    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.086    vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2_n_7
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.826    -0.322    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.279ns (58.306%)  route 0.200ns (41.694%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/Q
                         net (fo=8, routed)           0.200    -0.189    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]_0[1]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.144 r  vga_colorbat_item/vga_driver_item/cnt_y[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.144    vga_colorbat_item/vga_driver_item/cnt_y[4]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.074 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.074    vga_colorbat_item/vga_driver_item/cnt_y_reg[4]_i_1_n_7
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.826    -0.322    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.273ns (56.909%)  route 0.207ns (43.091%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/Q
                         net (fo=7, routed)           0.207    -0.182    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]_0[4]
    SLICE_X42Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.137 r  vga_colorbat_item/vga_driver_item/cnt_y[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.137    vga_colorbat_item/vga_driver_item/cnt_y[4]_i_2_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.073 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    vga_colorbat_item/vga_driver_item/cnt_y_reg[4]_i_1_n_4
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.826    -0.322    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y64         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[7]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.302ns (61.704%)  route 0.187ns (38.296%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]/Q
                         net (fo=5, routed)           0.187    -0.201    vga_colorbat_item/vga_driver_item/pixel_ypos[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.043    -0.158 r  vga_colorbat_item/vga_driver_item/cnt_y[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.158    vga_colorbat_item/vga_driver_item/cnt_y[0]_i_6_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.063 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.063    vga_colorbat_item/vga_driver_item/cnt_y_reg[0]_i_2_n_6
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.826    -0.322    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y63         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[1]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.314ns (62.628%)  route 0.187ns (37.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.201    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]_0[5]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  vga_colorbat_item/vga_driver_item/cnt_y[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.156    vga_colorbat_item/vga_driver_item/cnt_y[8]_i_5_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.051 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.051    vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1_n_6
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.825    -0.323    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[9]/C
                         clock pessimism             -0.230    -0.552    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_pll rise@0.000ns - vga_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.274ns (54.011%)  route 0.233ns (45.989%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.557    -0.552    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/Q
                         net (fo=4, routed)           0.233    -0.155    vga_colorbat_item/vga_driver_item/cnt_y_reg[10]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.110 r  vga_colorbat_item/vga_driver_item/cnt_y[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.110    vga_colorbat_item/vga_driver_item/cnt_y[8]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.045 r  vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.045    vga_colorbat_item/vga_driver_item/cnt_y_reg[8]_i_1_n_5
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/vga_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout3_buf/O
                         net (fo=31, routed)          0.825    -0.323    vga_colorbat_item/vga_driver_item/vga_clk
    SLICE_X42Y65         FDCE                                         r  vga_colorbat_item/vga_driver_item/cnt_y_reg[10]/C
                         clock pessimism             -0.230    -0.552    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.134    -0.418    vga_colorbat_item/vga_driver_item/cnt_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   clk_pll/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X43Y64    vga_colorbat_item/vga_driver_item/cnt_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X43Y64    vga_colorbat_item/vga_driver_item/cnt_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y67    vga_colorbat_item/vga_diplay_item/video_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y64    vga_colorbat_item/vga_driver_item/cnt_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X43Y64    vga_colorbat_item/vga_driver_item/cnt_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y63    vga_colorbat_item/vga_driver_item/cnt_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62    vga_colorbat_item/vga_driver_item/cnt_x_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.367ns  (logic 0.518ns (21.882%)  route 1.849ns (78.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.375ns = ( 7.625 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.623     7.625    u_confreg/timer_clk
    SLICE_X60Y60         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     8.143 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.849     9.992    u_confreg/timer_reg[3]
    SLICE_X54Y61         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.439    17.947    u_confreg/cpu_clk
    SLICE_X54Y61         FDRE                                         r  u_confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.590    17.357    
                         clock uncertainty           -0.207    17.150    
    SLICE_X54Y61         FDRE (Setup_fdre_C_D)       -0.061    17.089    u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.316ns  (logic 0.518ns (22.362%)  route 1.798ns (77.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 18.014 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.621     7.623    u_confreg/timer_clk
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     8.141 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           1.798     9.940    u_confreg/timer_reg[8]
    SLICE_X62Y61         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.506    18.014    u_confreg/cpu_clk
    SLICE_X62Y61         FDRE                                         r  u_confreg/timer_r1_reg[8]/C
                         clock pessimism             -0.590    17.424    
                         clock uncertainty           -0.207    17.217    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.081    17.136    u_confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.998ns  (logic 0.419ns (20.975%)  route 1.579ns (79.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.621     7.623    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.419     8.042 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.579     9.621    u_confreg/write_timer_begin_r2
    SLICE_X57Y65         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.437    17.945    u_confreg/cpu_clk
    SLICE_X57Y65         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.590    17.355    
                         clock uncertainty           -0.207    17.148    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)       -0.234    16.914    u_confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.183ns  (logic 0.518ns (23.730%)  route 1.665ns (76.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 18.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.380ns = ( 7.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.618     7.620    u_confreg/timer_clk
    SLICE_X60Y65         FDRE                                         r  u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     8.138 r  u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.665     9.803    u_confreg/timer_reg[21]
    SLICE_X63Y66         FDRE                                         r  u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.502    18.010    u_confreg/cpu_clk
    SLICE_X63Y66         FDRE                                         r  u_confreg/timer_r1_reg[21]/C
                         clock pessimism             -0.590    17.420    
                         clock uncertainty           -0.207    17.213    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)       -0.103    17.110    u_confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         17.110    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.113ns  (logic 0.518ns (24.512%)  route 1.595ns (75.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 17.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.621     7.623    u_confreg/timer_clk
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     8.141 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           1.595     9.736    u_confreg/timer_reg[10]
    SLICE_X56Y62         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.439    17.947    u_confreg/cpu_clk
    SLICE_X56Y62         FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism             -0.590    17.357    
                         clock uncertainty           -0.207    17.150    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.031    17.119    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.097ns  (logic 0.518ns (24.697%)  route 1.579ns (75.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 7.622 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.620     7.622    u_confreg/timer_clk
    SLICE_X60Y64         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     8.140 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           1.579     9.720    u_confreg/timer_reg[18]
    SLICE_X59Y63         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.503    18.011    u_confreg/cpu_clk
    SLICE_X59Y63         FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism             -0.590    17.421    
                         clock uncertainty           -0.207    17.214    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.081    17.133    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.067ns  (logic 0.518ns (25.059%)  route 1.549ns (74.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 7.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.622     7.624    u_confreg/timer_clk
    SLICE_X60Y61         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     8.142 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.549     9.691    u_confreg/timer_reg[6]
    SLICE_X56Y61         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.440    17.948    u_confreg/cpu_clk
    SLICE_X56Y61         FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.590    17.358    
                         clock uncertainty           -0.207    17.151    
    SLICE_X56Y61         FDRE (Setup_fdre_C_D)       -0.031    17.120    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.094ns  (logic 0.518ns (24.739%)  route 1.576ns (75.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.621     7.623    u_confreg/timer_clk
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     8.141 r  u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.576     9.717    u_confreg/timer_reg[11]
    SLICE_X61Y63         FDRE                                         r  u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.503    18.011    u_confreg/cpu_clk
    SLICE_X61Y63         FDRE                                         r  u_confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.590    17.421    
                         clock uncertainty           -0.207    17.214    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.067    17.147    u_confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.030ns  (logic 0.518ns (25.521%)  route 1.512ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 17.948 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 7.623 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.621     7.623    u_confreg/timer_clk
    SLICE_X60Y62         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.518     8.141 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.512     9.653    u_confreg/timer_reg[9]
    SLICE_X55Y60         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.440    17.948    u_confreg/cpu_clk
    SLICE_X55Y60         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.590    17.358    
                         clock uncertainty           -0.207    17.151    
    SLICE_X55Y60         FDRE (Setup_fdre_C_D)       -0.061    17.090    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         17.090    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.058ns  (logic 0.518ns (25.174%)  route 1.540ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 7.622 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    11.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     4.246 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     5.906    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.620     7.622    u_confreg/timer_clk
    SLICE_X60Y64         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     8.140 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.540     9.680    u_confreg/timer_reg[19]
    SLICE_X63Y64         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.504    18.012    u_confreg/cpu_clk
    SLICE_X63Y64         FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.590    17.422    
                         clock uncertainty           -0.207    17.215    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)       -0.093    17.122    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.122    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  7.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.164ns (22.461%)  route 0.566ns (77.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.590    -0.519    u_confreg/timer_clk
    SLICE_X60Y60         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.566     0.211    u_confreg/timer_reg[1]
    SLICE_X50Y62         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.830    -0.317    u_confreg/cpu_clk
    SLICE_X50Y62         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.087    -0.230    
                         clock uncertainty            0.207    -0.023    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.087     0.064    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.324%)  route 0.605ns (78.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.523    u_confreg/timer_clk
    SLICE_X60Y67         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.605     0.246    u_confreg/timer_reg[31]
    SLICE_X59Y69         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.851    -0.296    u_confreg/cpu_clk
    SLICE_X59Y69         FDRE                                         r  u_confreg/timer_r1_reg[31]/C
                         clock pessimism              0.087    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.066     0.064    u_confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.180%)  route 0.610ns (78.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.588    -0.521    u_confreg/timer_clk
    SLICE_X60Y65         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.610     0.253    u_confreg/timer_reg[23]
    SLICE_X59Y64         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.856    -0.291    u_confreg/cpu_clk
    SLICE_X59Y64         FDRE                                         r  u_confreg/timer_r1_reg[23]/C
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.066     0.069    u_confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.215%)  route 0.609ns (78.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.590    -0.519    u_confreg/timer_clk
    SLICE_X60Y60         FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  u_confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.609     0.254    u_confreg/timer_reg[0]
    SLICE_X54Y61         FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.832    -0.315    u_confreg/cpu_clk
    SLICE_X54Y61         FDRE                                         r  u_confreg/timer_r1_reg[0]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.089     0.068    u_confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.709%)  route 0.628ns (79.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.586    -0.523    u_confreg/timer_clk
    SLICE_X60Y67         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.628     0.268    u_confreg/timer_reg[28]
    SLICE_X61Y67         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.854    -0.294    u_confreg/cpu_clk
    SLICE_X61Y67         FDRE                                         r  u_confreg/timer_r1_reg[28]/C
                         clock pessimism              0.087    -0.207    
                         clock uncertainty            0.207     0.000    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.070     0.070    u_confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.947%)  route 0.583ns (78.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.590    -0.519    u_confreg/timer_clk
    SLICE_X60Y60         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.583     0.228    u_confreg/timer_reg[2]
    SLICE_X55Y60         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.832    -0.315    u_confreg/cpu_clk
    SLICE_X55Y60         FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.046     0.025    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.521%)  route 0.635ns (79.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.588    -0.521    u_confreg/timer_clk
    SLICE_X60Y65         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.635     0.278    u_confreg/timer_reg[20]
    SLICE_X61Y63         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.856    -0.291    u_confreg/cpu_clk
    SLICE_X61Y63         FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.066     0.069    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.421%)  route 0.639ns (79.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.587    -0.522    u_confreg/timer_clk
    SLICE_X60Y66         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.639     0.281    u_confreg/timer_reg[26]
    SLICE_X63Y68         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.854    -0.293    u_confreg/cpu_clk
    SLICE_X63Y68         FDRE                                         r  u_confreg/timer_r1_reg[26]/C
                         clock pessimism              0.087    -0.206    
                         clock uncertainty            0.207     0.001    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.070     0.071    u_confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.925%)  route 0.620ns (79.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.587    -0.522    u_confreg/timer_clk
    SLICE_X60Y66         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.620     0.261    u_confreg/timer_reg[24]
    SLICE_X63Y66         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.856    -0.291    u_confreg/cpu_clk
    SLICE_X63Y66         FDRE                                         r  u_confreg/timer_r1_reg[24]/C
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.047     0.050    u_confreg/timer_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.190%)  route 0.648ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.588    -0.521    u_confreg/timer_clk
    SLICE_X60Y63         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.648     0.291    u_confreg/timer_reg[13]
    SLICE_X59Y63         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.856    -0.291    u_confreg/cpu_clk
    SLICE_X59Y63         FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.075     0.078    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.456ns (16.861%)  route 2.248ns (83.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.546    -2.452    u_confreg/cpu_clk
    SLICE_X55Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           2.248     0.252    u_confreg/conf_wdata_r_reg_n_0_[16]
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)       -0.061     7.081    u_confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.456ns (17.150%)  route 2.203ns (82.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.546    -2.452    u_confreg/cpu_clk
    SLICE_X55Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           2.203     0.207    u_confreg/conf_wdata_r_reg_n_0_[14]
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)       -0.058     7.084    u_confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.456ns (17.078%)  route 2.214ns (82.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.547    -2.451    u_confreg/cpu_clk
    SLICE_X57Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  u_confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           2.214     0.219    u_confreg/conf_wdata_r_reg_n_0_[25]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.498     8.006    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
                         clock pessimism             -0.590     7.416    
                         clock uncertainty           -0.207     7.209    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)       -0.109     7.100    u_confreg/conf_wdata_r1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.100    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.456ns (18.484%)  route 2.011ns (81.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.546    -2.452    u_confreg/cpu_clk
    SLICE_X55Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           2.011     0.015    u_confreg/conf_wdata_r_reg_n_0_[19]
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)       -0.063     7.079    u_confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.667%)  route 1.873ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.548    -2.450    u_confreg/cpu_clk
    SLICE_X50Y68         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           1.873    -0.059    u_confreg/conf_wdata_r_reg_n_0_[1]
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)       -0.081     7.061    u_confreg/conf_wdata_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.456ns (18.960%)  route 1.949ns (81.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.545    -2.453    u_confreg/cpu_clk
    SLICE_X55Y71         FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           1.949    -0.048    u_confreg/conf_wdata_r_reg_n_0_[22]
    SLICE_X54Y71         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.430     7.938    u_confreg/timer_clk
    SLICE_X54Y71         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism             -0.590     7.348    
                         clock uncertainty           -0.207     7.141    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.061     7.080    u_confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.518ns (22.181%)  route 1.817ns (77.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.548    -2.450    u_confreg/cpu_clk
    SLICE_X50Y68         FDRE                                         r  u_confreg/conf_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.932 r  u_confreg/conf_wdata_r_reg[3]/Q
                         net (fo=1, routed)           1.817    -0.115    u_confreg/conf_wdata_r_reg_n_0_[3]
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)       -0.058     7.084    u_confreg/conf_wdata_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.547    -2.451    u_confreg/cpu_clk
    SLICE_X53Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           1.888    -0.107    u_confreg/conf_wdata_r_reg_n_0_[4]
    SLICE_X52Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X52Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X52Y69         FDRE (Setup_fdre_C_D)       -0.031     7.111    u_confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.456ns (19.883%)  route 1.837ns (80.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.546    -2.452    u_confreg/cpu_clk
    SLICE_X55Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           1.837    -0.159    u_confreg/conf_wdata_r_reg_n_0_[20]
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.431     7.939    u_confreg/timer_clk
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism             -0.590     7.349    
                         clock uncertainty           -0.207     7.142    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)       -0.071     7.071    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.950%)  route 1.830ns (80.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        1.539    -2.459    u_confreg/cpu_clk
    SLICE_X53Y75         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -2.003 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           1.830    -0.173    u_confreg/conf_wdata_r_reg_n_0_[7]
    SLICE_X52Y75         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         1.425     7.933    u_confreg/timer_clk
    SLICE_X52Y75         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism             -0.590     7.343    
                         clock uncertainty           -0.207     7.136    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)       -0.045     7.091    u_confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.091    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  7.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.501%)  route 0.599ns (78.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.552    -0.557    u_confreg/cpu_clk
    SLICE_X54Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.599     0.205    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X54Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.821    -0.326    u_confreg/timer_clk
    SLICE_X54Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
                         clock pessimism              0.087    -0.239    
                         clock uncertainty            0.207    -0.032    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.089     0.057    u_confreg/conf_wdata_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.946%)  route 0.645ns (82.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.558    -0.551    u_confreg/cpu_clk
    SLICE_X57Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.645     0.234    u_confreg/conf_wdata_r_reg_n_0_[24]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C
                         clock pessimism              0.087    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/conf_wdata_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.182%)  route 0.680ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.562    -0.547    u_confreg/cpu_clk
    SLICE_X57Y64         FDRE                                         r  u_confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.680     0.273    u_confreg/write_timer_begin
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.858    -0.290    u_confreg/timer_clk
    SLICE_X61Y62         FDRE                                         r  u_confreg/write_timer_begin_r1_reg/C
                         clock pessimism              0.087    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.071     0.075    u_confreg/write_timer_begin_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.762%)  route 0.653ns (82.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.554    -0.555    u_confreg/cpu_clk
    SLICE_X55Y72         FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.653     0.238    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X56Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.821    -0.326    u_confreg/timer_clk
    SLICE_X56Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
                         clock pessimism              0.087    -0.239    
                         clock uncertainty            0.207    -0.032    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.059     0.027    u_confreg/conf_wdata_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.059%)  route 0.686ns (82.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.554    -0.555    u_confreg/cpu_clk
    SLICE_X55Y71         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.686     0.271    u_confreg/conf_wdata_r_reg_n_0_[18]
    SLICE_X54Y71         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.822    -0.325    u_confreg/timer_clk
    SLICE_X54Y71         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C
                         clock pessimism              0.087    -0.238    
                         clock uncertainty            0.207    -0.031    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.089     0.058    u_confreg/conf_wdata_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.043%)  route 0.686ns (82.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.558    -0.551    u_confreg/cpu_clk
    SLICE_X57Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.686     0.276    u_confreg/conf_wdata_r_reg_n_0_[21]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.087    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.021%)  route 0.687ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.555    -0.554    u_confreg/cpu_clk
    SLICE_X55Y70         FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.687     0.274    u_confreg/conf_wdata_r_reg_n_0_[20]
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.324    u_confreg/timer_clk
    SLICE_X54Y70         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.087    -0.237    
                         clock uncertainty            0.207    -0.030    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.085     0.055    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.072%)  route 0.653ns (79.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.557    -0.552    u_confreg/cpu_clk
    SLICE_X50Y68         FDRE                                         r  u_confreg/conf_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  u_confreg/conf_wdata_r_reg[2]/Q
                         net (fo=1, routed)           0.653     0.265    u_confreg/conf_wdata_r_reg_n_0_[2]
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.824    -0.323    u_confreg/timer_clk
    SLICE_X49Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
                         clock pessimism              0.087    -0.236    
                         clock uncertainty            0.207    -0.029    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.070     0.041    u_confreg/conf_wdata_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.779%)  route 0.699ns (83.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.558    -0.551    u_confreg/cpu_clk
    SLICE_X57Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.699     0.289    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.295    u_confreg/timer_clk
    SLICE_X58Y68         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.087    -0.208    
                         clock uncertainty            0.207    -0.001    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.060     0.059    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.164ns (19.111%)  route 0.694ns (80.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_pll/inst/clkout1_buf/O
                         net (fo=6395, routed)        0.558    -0.551    u_confreg/cpu_clk
    SLICE_X56Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.694     0.307    u_confreg/conf_wdata_r_reg_n_0_[13]
    SLICE_X58Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_pll/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.296    u_confreg/timer_clk
    SLICE_X58Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.087    -0.209    
                         clock uncertainty            0.207    -0.002    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.070     0.068    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.238    





