

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_173_7'
================================================================
* Date:           Sun Jan 26 21:43:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.617 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      731|      731|  7.310 us|  7.310 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_7  |      729|      729|         1|          1|          1|   729|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     107|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln173_1_fu_572_p2   |         +|   0|  0|  27|          20|          11|
    |add_ln173_2_fu_623_p2   |         +|   0|  0|  17|          10|           1|
    |add_ln173_fu_563_p2     |         +|   0|  0|  17|          10|           1|
    |icmp_ln173_1_fu_629_p2  |      icmp|   0|  0|  17|          10|           5|
    |icmp_ln173_fu_557_p2    |      icmp|   0|  0|  17|          10|          10|
    |select_ln173_fu_635_p3  |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 107|          62|          31|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_10_fu_154              |   9|          2|   10|         20|
    |phi_mul310_fu_150        |   9|          2|   20|         40|
    |phi_urem312_fu_146       |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_10_fu_154              |  10|   0|   10|          0|
    |phi_mul310_fu_150        |  20|   0|   20|          0|
    |phi_urem312_fu_146       |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_173_7|  return value|
|conv_out_26_address0  |  out|    5|   ap_memory|                      conv_out_26|         array|
|conv_out_26_ce0       |  out|    1|   ap_memory|                      conv_out_26|         array|
|conv_out_26_we0       |  out|    1|   ap_memory|                      conv_out_26|         array|
|conv_out_26_d0        |  out|   32|   ap_memory|                      conv_out_26|         array|
|conv_out_25_address0  |  out|    5|   ap_memory|                      conv_out_25|         array|
|conv_out_25_ce0       |  out|    1|   ap_memory|                      conv_out_25|         array|
|conv_out_25_we0       |  out|    1|   ap_memory|                      conv_out_25|         array|
|conv_out_25_d0        |  out|   32|   ap_memory|                      conv_out_25|         array|
|conv_out_24_address0  |  out|    5|   ap_memory|                      conv_out_24|         array|
|conv_out_24_ce0       |  out|    1|   ap_memory|                      conv_out_24|         array|
|conv_out_24_we0       |  out|    1|   ap_memory|                      conv_out_24|         array|
|conv_out_24_d0        |  out|   32|   ap_memory|                      conv_out_24|         array|
|conv_out_23_address0  |  out|    5|   ap_memory|                      conv_out_23|         array|
|conv_out_23_ce0       |  out|    1|   ap_memory|                      conv_out_23|         array|
|conv_out_23_we0       |  out|    1|   ap_memory|                      conv_out_23|         array|
|conv_out_23_d0        |  out|   32|   ap_memory|                      conv_out_23|         array|
|conv_out_22_address0  |  out|    5|   ap_memory|                      conv_out_22|         array|
|conv_out_22_ce0       |  out|    1|   ap_memory|                      conv_out_22|         array|
|conv_out_22_we0       |  out|    1|   ap_memory|                      conv_out_22|         array|
|conv_out_22_d0        |  out|   32|   ap_memory|                      conv_out_22|         array|
|conv_out_21_address0  |  out|    5|   ap_memory|                      conv_out_21|         array|
|conv_out_21_ce0       |  out|    1|   ap_memory|                      conv_out_21|         array|
|conv_out_21_we0       |  out|    1|   ap_memory|                      conv_out_21|         array|
|conv_out_21_d0        |  out|   32|   ap_memory|                      conv_out_21|         array|
|conv_out_20_address0  |  out|    5|   ap_memory|                      conv_out_20|         array|
|conv_out_20_ce0       |  out|    1|   ap_memory|                      conv_out_20|         array|
|conv_out_20_we0       |  out|    1|   ap_memory|                      conv_out_20|         array|
|conv_out_20_d0        |  out|   32|   ap_memory|                      conv_out_20|         array|
|conv_out_19_address0  |  out|    5|   ap_memory|                      conv_out_19|         array|
|conv_out_19_ce0       |  out|    1|   ap_memory|                      conv_out_19|         array|
|conv_out_19_we0       |  out|    1|   ap_memory|                      conv_out_19|         array|
|conv_out_19_d0        |  out|   32|   ap_memory|                      conv_out_19|         array|
|conv_out_18_address0  |  out|    5|   ap_memory|                      conv_out_18|         array|
|conv_out_18_ce0       |  out|    1|   ap_memory|                      conv_out_18|         array|
|conv_out_18_we0       |  out|    1|   ap_memory|                      conv_out_18|         array|
|conv_out_18_d0        |  out|   32|   ap_memory|                      conv_out_18|         array|
|conv_out_17_address0  |  out|    5|   ap_memory|                      conv_out_17|         array|
|conv_out_17_ce0       |  out|    1|   ap_memory|                      conv_out_17|         array|
|conv_out_17_we0       |  out|    1|   ap_memory|                      conv_out_17|         array|
|conv_out_17_d0        |  out|   32|   ap_memory|                      conv_out_17|         array|
|conv_out_16_address0  |  out|    5|   ap_memory|                      conv_out_16|         array|
|conv_out_16_ce0       |  out|    1|   ap_memory|                      conv_out_16|         array|
|conv_out_16_we0       |  out|    1|   ap_memory|                      conv_out_16|         array|
|conv_out_16_d0        |  out|   32|   ap_memory|                      conv_out_16|         array|
|conv_out_15_address0  |  out|    5|   ap_memory|                      conv_out_15|         array|
|conv_out_15_ce0       |  out|    1|   ap_memory|                      conv_out_15|         array|
|conv_out_15_we0       |  out|    1|   ap_memory|                      conv_out_15|         array|
|conv_out_15_d0        |  out|   32|   ap_memory|                      conv_out_15|         array|
|conv_out_14_address0  |  out|    5|   ap_memory|                      conv_out_14|         array|
|conv_out_14_ce0       |  out|    1|   ap_memory|                      conv_out_14|         array|
|conv_out_14_we0       |  out|    1|   ap_memory|                      conv_out_14|         array|
|conv_out_14_d0        |  out|   32|   ap_memory|                      conv_out_14|         array|
|conv_out_13_address0  |  out|    5|   ap_memory|                      conv_out_13|         array|
|conv_out_13_ce0       |  out|    1|   ap_memory|                      conv_out_13|         array|
|conv_out_13_we0       |  out|    1|   ap_memory|                      conv_out_13|         array|
|conv_out_13_d0        |  out|   32|   ap_memory|                      conv_out_13|         array|
|conv_out_12_address0  |  out|    5|   ap_memory|                      conv_out_12|         array|
|conv_out_12_ce0       |  out|    1|   ap_memory|                      conv_out_12|         array|
|conv_out_12_we0       |  out|    1|   ap_memory|                      conv_out_12|         array|
|conv_out_12_d0        |  out|   32|   ap_memory|                      conv_out_12|         array|
|conv_out_11_address0  |  out|    5|   ap_memory|                      conv_out_11|         array|
|conv_out_11_ce0       |  out|    1|   ap_memory|                      conv_out_11|         array|
|conv_out_11_we0       |  out|    1|   ap_memory|                      conv_out_11|         array|
|conv_out_11_d0        |  out|   32|   ap_memory|                      conv_out_11|         array|
|conv_out_10_address0  |  out|    5|   ap_memory|                      conv_out_10|         array|
|conv_out_10_ce0       |  out|    1|   ap_memory|                      conv_out_10|         array|
|conv_out_10_we0       |  out|    1|   ap_memory|                      conv_out_10|         array|
|conv_out_10_d0        |  out|   32|   ap_memory|                      conv_out_10|         array|
|conv_out_9_address0   |  out|    5|   ap_memory|                       conv_out_9|         array|
|conv_out_9_ce0        |  out|    1|   ap_memory|                       conv_out_9|         array|
|conv_out_9_we0        |  out|    1|   ap_memory|                       conv_out_9|         array|
|conv_out_9_d0         |  out|   32|   ap_memory|                       conv_out_9|         array|
|conv_out_8_address0   |  out|    5|   ap_memory|                       conv_out_8|         array|
|conv_out_8_ce0        |  out|    1|   ap_memory|                       conv_out_8|         array|
|conv_out_8_we0        |  out|    1|   ap_memory|                       conv_out_8|         array|
|conv_out_8_d0         |  out|   32|   ap_memory|                       conv_out_8|         array|
|conv_out_7_address0   |  out|    5|   ap_memory|                       conv_out_7|         array|
|conv_out_7_ce0        |  out|    1|   ap_memory|                       conv_out_7|         array|
|conv_out_7_we0        |  out|    1|   ap_memory|                       conv_out_7|         array|
|conv_out_7_d0         |  out|   32|   ap_memory|                       conv_out_7|         array|
|conv_out_6_address0   |  out|    5|   ap_memory|                       conv_out_6|         array|
|conv_out_6_ce0        |  out|    1|   ap_memory|                       conv_out_6|         array|
|conv_out_6_we0        |  out|    1|   ap_memory|                       conv_out_6|         array|
|conv_out_6_d0         |  out|   32|   ap_memory|                       conv_out_6|         array|
|conv_out_5_address0   |  out|    5|   ap_memory|                       conv_out_5|         array|
|conv_out_5_ce0        |  out|    1|   ap_memory|                       conv_out_5|         array|
|conv_out_5_we0        |  out|    1|   ap_memory|                       conv_out_5|         array|
|conv_out_5_d0         |  out|   32|   ap_memory|                       conv_out_5|         array|
|conv_out_4_address0   |  out|    5|   ap_memory|                       conv_out_4|         array|
|conv_out_4_ce0        |  out|    1|   ap_memory|                       conv_out_4|         array|
|conv_out_4_we0        |  out|    1|   ap_memory|                       conv_out_4|         array|
|conv_out_4_d0         |  out|   32|   ap_memory|                       conv_out_4|         array|
|conv_out_3_address0   |  out|    5|   ap_memory|                       conv_out_3|         array|
|conv_out_3_ce0        |  out|    1|   ap_memory|                       conv_out_3|         array|
|conv_out_3_we0        |  out|    1|   ap_memory|                       conv_out_3|         array|
|conv_out_3_d0         |  out|   32|   ap_memory|                       conv_out_3|         array|
|conv_out_2_address0   |  out|    5|   ap_memory|                       conv_out_2|         array|
|conv_out_2_ce0        |  out|    1|   ap_memory|                       conv_out_2|         array|
|conv_out_2_we0        |  out|    1|   ap_memory|                       conv_out_2|         array|
|conv_out_2_d0         |  out|   32|   ap_memory|                       conv_out_2|         array|
|conv_out_1_address0   |  out|    5|   ap_memory|                       conv_out_1|         array|
|conv_out_1_ce0        |  out|    1|   ap_memory|                       conv_out_1|         array|
|conv_out_1_we0        |  out|    1|   ap_memory|                       conv_out_1|         array|
|conv_out_1_d0         |  out|   32|   ap_memory|                       conv_out_1|         array|
|conv_out_address0     |  out|    5|   ap_memory|                         conv_out|         array|
|conv_out_ce0          |  out|    1|   ap_memory|                         conv_out|         array|
|conv_out_we0          |  out|    1|   ap_memory|                         conv_out|         array|
|conv_out_d0           |  out|   32|   ap_memory|                         conv_out|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

