{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759689022200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759689022216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 00:00:22 2025 " "Processing started: Mon Oct 06 00:00:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759689022216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689022216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689022216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759689022405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759689022405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "resultmux datapath.v(48) " "Verilog HDL Declaration error at datapath.v(48): identifier \"resultmux\" is already declared in the present scope" {  } { { "code/components/datapath.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/datapath.v" 48 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(4) " "Ignored design unit \"datapath\" at datapath.v(4) due to previous errors" {  } { { "code/components/datapath.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/datapath.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file code/components/datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_decoder.v(47) " "Verilog HDL warning at alu_decoder.v(47): extended using \"x\" or \"z\"" {  } { { "code/components/alu_decoder.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/alu_decoder.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(12) " "Verilog HDL information at alu.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "code/components/alu.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/alu.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/store_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/store_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_extend " "Found entity 1: store_extend" {  } { { "code/components/store_extend.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/store_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/load_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/load_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_extend " "Found entity 1: load_extend" {  } { { "code/components/load_extend.v" "" { Text "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/code/components/load_extend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759689028168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file D:/windows/Intel/eyantra/task_1c/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028199 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759689028247 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 06 00:00:28 2025 " "Processing ended: Mon Oct 06 00:00:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759689028247 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759689028247 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759689028247 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028247 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759689028885 ""}
