module i_qtwosComp(
	input [30:0] a,
	input [63:0] flip,
	input [63:0] b,
	input [63:0] out,
	input [63:0] data,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge clk) (a[31] == 1) |-> (b[63:32] == 0)); assert property(@(posedge clk) (a[31] == 0) |-> (b[63:32] == 1)); assert property(@(posedge clk) (a[31] == 1) |-> (b[31:0] == ~a[31:0])); assert property(@(posedge clk) (a[31] == 0) |-> (b[31:0] == a[31:0]));
endmodule