Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 29 11:24:03 2023
| Host         : LAPTOP-9LCQ1TF1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    99 |
| Unused register locations in slices containing registers |   372 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           20 |
| No           | No                    | Yes                    |             216 |           74 |
| No           | Yes                   | No                     |              20 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1028 |          515 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------+---------------------------------+------------------+----------------+
|           Clock Signal          |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------+---------------------------------+------------------+----------------+
|  in/delay1_reg_LDC_i_1_n_1      |                                   | in/delay1_reg_LDC_i_2__0_n_1    |                1 |              1 |
|  sw0/delay1_reg_LDC_i_1__18_n_1 |                                   | sw0/delay1_reg_LDC_i_2_n_1      |                1 |              1 |
|  sw4/delay1_reg_LDC_i_1__14_n_1 |                                   | sw4/delay1_reg_LDC_i_2__7_n_1   |                1 |              1 |
|  sw1/delay1_reg_LDC_i_1__17_n_1 |                                   | sw1/delay1_reg_LDC_i_2__2_n_1   |                1 |              1 |
|  sw5/delay1_reg_LDC_i_1__13_n_1 |                                   | sw5/delay1_reg_LDC_i_2__8_n_1   |                1 |              1 |
|  sw7/delay1_reg_LDC_i_1__11_n_1 |                                   | sw7/delay1_reg_LDC_i_2__10_n_1  |                1 |              1 |
|  sw6/delay1_reg_LDC_i_1__12_n_1 |                                   | sw6/delay1_reg_LDC_i_2__9_n_1   |                1 |              1 |
|  ts0/delay1_reg_LDC_i_1__2_n_1  |                                   | ts0/delay1_reg_LDC_i_2__1_n_1   |                1 |              1 |
|  sw8/delay1_reg_LDC_i_1__10_n_1 |                                   | sw8/delay1_reg_LDC_i_2__11_n_1  |                1 |              1 |
|  sw9/delay1_reg_LDC_i_1__9_n_1  |                                   | sw9/delay1_reg_LDC_i_2__12_n_1  |                1 |              1 |
|  sw10/delay1_reg_LDC_i_1__8_n_1 |                                   | sw10/delay1_reg_LDC_i_2__13_n_1 |                1 |              1 |
|  ts2/delay1_reg_LDC_i_1__0_n_1  |                                   | ts2/delay1_reg_LDC_i_2__5_n_1   |                1 |              1 |
|  ts1/delay1_reg_LDC_i_1__1_n_1  |                                   | ts1/delay1_reg_LDC_i_2__3_n_1   |                1 |              1 |
|  sw13/delay1_reg_LDC_i_1__5_n_1 |                                   | sw13/delay1_reg_LDC_i_2__16_n_1 |                1 |              1 |
|  sw11/delay1_reg_LDC_i_1__7_n_1 |                                   | sw11/delay1_reg_LDC_i_2__14_n_1 |                1 |              1 |
|  sw12/delay1_reg_LDC_i_1__6_n_1 |                                   | sw12/delay1_reg_LDC_i_2__15_n_1 |                1 |              1 |
|  sw14/delay1_reg_LDC_i_1__4_n_1 |                                   | sw14/delay1_reg_LDC_i_2__17_n_1 |                1 |              1 |
|  sw2/delay1_reg_LDC_i_1__16_n_1 |                                   | sw2/delay1_reg_LDC_i_2__4_n_1   |                1 |              1 |
|  sw15/delay1_reg_LDC_i_1__3_n_1 |                                   | sw15/delay1_reg_LDC_i_2__18_n_1 |                1 |              1 |
|  sw3/delay1_reg_LDC_i_1__15_n_1 |                                   | sw3/delay1_reg_LDC_i_2__6_n_1   |                1 |              1 |
| ~dclk/lk1/inst/clk_out1         |                                   |                                 |                1 |              2 |
|  dclk/lk1/inst/clk_out1         |                                   |                                 |                1 |              2 |
|  clk_fast_BUFG                  |                                   | in/delay1_reg_LDC_i_2__0_n_1    |                1 |              3 |
|  clk_fast_BUFG                  |                                   | in/delay1_reg_LDC_i_1_n_1       |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw4/delay1_reg_LDC_i_2__7_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw0/delay1_reg_LDC_i_1__18_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw0/delay1_reg_LDC_i_2_n_1      |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw1/delay1_reg_LDC_i_2__2_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw4/delay1_reg_LDC_i_1__14_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw1/delay1_reg_LDC_i_1__17_n_1  |                2 |              3 |
|  clk_fast_BUFG                  |                                   | sw6/delay1_reg_LDC_i_2__9_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw7/delay1_reg_LDC_i_2__10_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw5/delay1_reg_LDC_i_1__13_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw7/delay1_reg_LDC_i_1__11_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw5/delay1_reg_LDC_i_2__8_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw6/delay1_reg_LDC_i_1__12_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw9/delay1_reg_LDC_i_2__12_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw8/delay1_reg_LDC_i_2__11_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts0/delay1_reg_LDC_i_1__2_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts0/delay1_reg_LDC_i_2__1_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw8/delay1_reg_LDC_i_1__10_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw9/delay1_reg_LDC_i_1__9_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts1/delay1_reg_LDC_i_2__3_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw10/delay1_reg_LDC_i_2__13_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw10/delay1_reg_LDC_i_1__8_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts2/delay1_reg_LDC_i_2__5_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts2/delay1_reg_LDC_i_1__0_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | ts1/delay1_reg_LDC_i_1__1_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw13/delay1_reg_LDC_i_1__5_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw13/delay1_reg_LDC_i_2__16_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw11/delay1_reg_LDC_i_1__7_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw11/delay1_reg_LDC_i_2__14_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw12/delay1_reg_LDC_i_1__6_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw12/delay1_reg_LDC_i_2__15_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw15/delay1_reg_LDC_i_2__18_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw14/delay1_reg_LDC_i_1__4_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw2/delay1_reg_LDC_i_1__16_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw2/delay1_reg_LDC_i_2__4_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw15/delay1_reg_LDC_i_1__3_n_1  |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw14/delay1_reg_LDC_i_2__17_n_1 |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw3/delay1_reg_LDC_i_2__6_n_1   |                1 |              3 |
|  clk_fast_BUFG                  |                                   | sw3/delay1_reg_LDC_i_1__15_n_1  |                1 |              3 |
| ~dclk/lk1/inst/clk_out1         | decoder/E[0]                      | rst_IBUF                        |                2 |              4 |
|  decoder/CLK                    |                                   | rst_IBUF                        |                4 |             17 |
|  clk_IBUF_BUFG                  |                                   | rst_IBUF                        |                5 |             19 |
|  dclk/lk1/inst/clk_out1         | decoder/registers                 | rst_IBUF                        |               15 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[10][31]_i_1_n_1 | rst_IBUF                        |               15 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[14][31]_i_1_n_1 | rst_IBUF                        |               13 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[18][31]_i_1_n_1 | rst_IBUF                        |               13 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[19][31]_i_1_n_1 | rst_IBUF                        |               12 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[20][31]_i_1_n_1 | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[12][31]_i_1_n_1 | rst_IBUF                        |               15 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[11][31]_i_1_n_1 | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[13][31]_i_1_n_1 | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[15][31]_i_1_n_1 | rst_IBUF                        |               14 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[22][31]_i_1_n_1 | rst_IBUF                        |               17 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[25][31]_i_1_n_1 | rst_IBUF                        |               11 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[26][31]_i_1_n_1 | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[28][31]_i_1_n_1 | rst_IBUF                        |               17 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[2][31]_i_1_n_1  | rst_IBUF                        |               18 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[29][31]_i_1_n_1 | rst_IBUF                        |               13 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[23][31]_i_1_n_1 | rst_IBUF                        |               19 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[16][31]_i_1_n_1 | rst_IBUF                        |               15 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[1][31]_i_1_n_1  | rst_IBUF                        |               18 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[24][31]_i_1_n_1 | rst_IBUF                        |                8 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[27][31]_i_1_n_1 | rst_IBUF                        |               17 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[21][31]_i_1_n_1 | rst_IBUF                        |               14 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[30][31]_i_1_n_1 | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[31][31]_i_1_n_1 | rst_IBUF                        |               24 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[7][31]_i_1_n_1  | rst_IBUF                        |               22 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[6][31]_i_1_n_1  | rst_IBUF                        |               16 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[5][31]_i_1_n_1  | rst_IBUF                        |               21 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[8][31]_i_1_n_1  | rst_IBUF                        |               20 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[3][31]_i_1_n_1  | rst_IBUF                        |               14 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[4][31]_i_1_n_1  | rst_IBUF                        |               13 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[9][31]_i_1_n_1  | rst_IBUF                        |               26 |             32 |
|  n_0_1505_BUFG                  |                                   |                                 |               18 |             32 |
|  dclk/lk1/inst/clk_out1         | decoder/registers[17][31]_i_1_n_1 | rst_IBUF                        |               13 |             32 |
| ~dclk/lk1/inst/clk_out1         |                                   | rst_IBUF                        |               24 |             60 |
+---------------------------------+-----------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    20 |
| 2      |                     2 |
| 3      |                    40 |
| 4      |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


