{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[858,4406,10,0],"details":[{"text":"Global interconnect for 10 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"gemm_nn9W","total_kernel_resources":[25922,35072,133,15],"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":22}]],"type":"function","total_percent":[37.5241,23.6575,16.0041,25.8755,13.3929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2105,1724,1,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \n - 'Cn' (gemm1.cl:28)","type":"resource","data":[73,110,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 18","type":"text"}]},{"name":"Private Variable: \n - 'i' (gemm1.cl:22)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'j' (gemm1.cl:22)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'k' (gemm1.cl:22)","type":"resource","data":[40,31,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 18","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2396,3630,6,0]},{"count":5,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[175,5,0,0],"type":"resource"},{"count":2,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]}],"type":"resource","data":[2572,3636,6,0]},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":25}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:25","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":25}]],"type":"resource","data":[426,96,0,0]}],"data":[426,96,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:26","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":26}]],"type":"resource","data":[46,1,0,0]}],"data":[79,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:28","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"Load","data":[494,2034,13,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":28}]],"name":"Select","data":[13,0,0,0],"type":"resource"}],"data":[606,2034,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:30","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"type":"resource","data":[66,0,0,2]},{"count":3,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"'__acl__convert_HalfToFP' Function Call","data":[42,60,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":30}]],"name":"Load","data":[833,2425,16,0],"type":"resource"}],"data":[1039,2485,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:27","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":27}]],"type":"resource","data":[42.33333,1,0,0]}],"data":[75.3333,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:33","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"type":"resource","data":[66,0,0,2]},{"count":3,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"'__acl__convert_HalfToFP' Function Call","data":[42,60,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":33}]],"name":"Load","data":[833,2425,16,0],"type":"resource"}],"data":[1039,2485,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":42}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:42","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":42}]],"type":"resource","data":[3.66667,0,0,0]}],"data":[3.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":24}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:24","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":24}]],"type":"resource","data":[426,96,0,0]}],"data":[426,96,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:29","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[33,0,0,0]},{"count":8,"name":"And","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[2.33333,1,0,0]},{"count":6,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":29}]],"type":"resource","data":[72.6667,2,0,0]}],"data":[108,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:31","children":[{"count":3,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":31}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:32","children":[{"count":3,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":32}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:34","children":[{"count":3,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":34}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:35","children":[{"count":3,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[42,60,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":35}]],"type":"resource","data":[833,2425,16,0]}],"data":[973,2485,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":36}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:36","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":36}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":37}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:37","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":37}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":38}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:38","children":[{"count":3,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":38}]],"type":"resource","data":[822,720,0,3]}],"data":[822,720,0,3],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:39","children":[{"count":1,"name":"'__acl__convert_FPtoHalf' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[995,717,0,0]},{"replace_name":true,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39},{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":3}]],"name":"gemm1.cl:39 > gemm1.cl:3","type":"resource","data":[7960,5736,0,0],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":39}]],"type":"resource","data":[7960,5736,0,0]}]}],"data":[8983,6493,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:40","children":[{"count":3,"name":"And","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"type":"resource","data":[0.666667,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":40}]],"type":"resource","data":[1.33333,0,0,0]}],"data":[2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":41}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:41","children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":41}]],"type":"resource","data":[399,2200,17,0]}],"data":[399,2200,17,0],"type":"resource"}],"data":[25921.99997,35072,133,15],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"gemm_nnfW","total_kernel_resources":[29235,31127,70,22],"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":52}]],"type":"function","total_percent":[38.0898,26.6811,14.2039,13.6187,19.6429],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[1665,1382,1,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Private Variable: \n - 'Cn' (gemm1.cl:58)","type":"resource","data":[73,110,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)","type":"text"}]},{"name":"Private Variable: \n - 'i' (gemm1.cl:52)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'j' (gemm1.cl:52)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'k' (gemm1.cl:52)","type":"resource","data":[40,31,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 18 (depth was increased by a factor of 18 due to a loop initiation interval of 18.)","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2253,3363,13,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"And","data":[22,0,0,0],"type":"resource"},{"count":5,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[175,5,0,0],"type":"resource"},{"count":2,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]}],"type":"resource","data":[2517,3369,13,0]},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:56","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":56}]],"type":"resource","data":[46,1,0,0]}],"data":[79,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:59","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"type":"resource","data":[66,0,0,2]},{"count":2,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Load","data":[494,2034,13,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Integer Compare","data":[70,2,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":59}]],"name":"Select","data":[13,0,0,0],"type":"resource"}],"data":[709,2036,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:60","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"type":"resource","data":[66,0,0,2]},{"count":16,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"'__acl__convert_HalfToFP' Function Call","data":[224,320,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":60}]],"name":"Load","data":[554,2214,13,0],"type":"resource"}],"data":[877,2534,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:57","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":57}]],"type":"resource","data":[42.33333,1,0,0]}],"data":[75.3333,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:61","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"type":"resource","data":[66,0,0,2]},{"count":16,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"'__acl__convert_HalfToFP' Function Call","data":[224,320,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":61}]],"name":"Load","data":[554,2214,13,0],"type":"resource"}],"data":[877,2534,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":66}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:66","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":66}]],"type":"resource","data":[3.66667,0,0,0]}],"data":[3.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":62}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:62","children":[{"count":16,"name":"Floating-point Multiply","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":62}]],"type":"resource","data":[4384,3840,0,16]}],"data":[4384,3840,0,16],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:63","children":[{"count":1,"name":"'__acl__convert_FPtoHalf' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"'__acl__convert_HalfToFP' Function Call","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14,20,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[995,717,0,0]},{"replace_name":true,"debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63},{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":9}]],"name":"gemm1.cl:63 > gemm1.cl:9","type":"resource","data":[14925,10755,0,0],"children":[{"count":15,"name":"Floating-point Add","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":63}]],"type":"resource","data":[14925,10755,0,0]}]}],"data":[15948,11512,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":65}]],"name":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl:65","children":[{"count":1,"name":"Store","debug":[[{"filename":"/home/20076433/gemm_nn_FPGA_Estimate/cl_body_half_9W_fW/gemm1.cl","line":65}]],"type":"resource","data":[399,2200,17,0]}],"data":[399,2200,17,0],"type":"resource"}],"data":[29234.99997,31127,70,22],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[58174.99994,72513,233,37],"total_percent":[81.1024,53.0929,33.0892,45.3307,33.0357],"total":[58175,72513,233,37],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}