Loading plugins phase: Elapsed time ==> 0s.225ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.832ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  hw2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -dcpsoc3 hw2.v -verilog
======================================================================

======================================================================
Compiling:  hw2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -dcpsoc3 hw2.v -verilog
======================================================================

======================================================================
Compiling:  hw2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -dcpsoc3 -verilog hw2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 27 17:48:08 2023


======================================================================
Compiling:  hw2.v
Program  :   vpp
Options  :    -yv2 -q10 hw2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 27 17:48:08 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'hw2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  hw2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -dcpsoc3 -verilog hw2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 27 17:48:09 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\codegentemp\hw2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\codegentemp\hw2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  hw2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -dcpsoc3 -verilog hw2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 27 17:48:09 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\codegentemp\hw2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\codegentemp\hw2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_208
	Net_216
	\PWM_1:Net_114\
	\QuadDec_M1:Net_1129\
	\QuadDec_M1:Cnt16:Net_82\
	\QuadDec_M1:Cnt16:Net_95\
	\QuadDec_M1:Cnt16:Net_91\
	\QuadDec_M1:Cnt16:Net_102\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_0\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_244
	Net_246
	Net_247
	Net_248
	Net_249
	Net_297


Deleted 33 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_209 to zero
Aliasing one to \PWM_1:Net_113\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:underflow\ to \QuadDec_M1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:tc_i\ to \QuadDec_M1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_M1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_M1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_M1:Net_1229\ to \PWM_1:Net_113\
Aliasing tmpOE__M1_IN2_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_IN1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_QA_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_QB_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_EN_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_D1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__M1_D2_net_0 to \PWM_1:Net_113\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \PWM_1:Net_113\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \PWM_1:Net_113\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to \PWM_1:Net_113\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire \PWM_1:Net_107\[2] = zero[4]
Removing Rhs of wire Net_219[8] = \PWM_1:Net_57\[6]
Removing Lhs of wire Net_209[11] = zero[4]
Removing Rhs of wire \QuadDec_M1:Net_1275\[15] = \QuadDec_M1:Cnt16:Net_49\[16]
Removing Rhs of wire \QuadDec_M1:Net_1275\[15] = \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\[74]
Removing Lhs of wire \QuadDec_M1:Cnt16:Net_89\[18] = \QuadDec_M1:Net_1251\[19]
Removing Rhs of wire one[25] = \PWM_1:Net_113\[3]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\[30] = zero[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\[31] = zero[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_enable\[43] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[35]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_rising\[45] = zero[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_falling\[46] = \QuadDec_M1:Cnt16:CounterUDB:prevCapture\[44]
Removing Rhs of wire \QuadDec_M1:Net_1260\[50] = \QuadDec_M1:bQuadDec:state_2\[188]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:final_enable\[52] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[35]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:counter_enable\[53] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[35]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_0\[54] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_status\[55]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_1\[56] = \QuadDec_M1:Cnt16:CounterUDB:per_zero\[57]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_2\[58] = \QuadDec_M1:Cnt16:CounterUDB:overflow_status\[59]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_3\[60] = \QuadDec_M1:Cnt16:CounterUDB:underflow_status\[61]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_4\[62] = \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[48]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_5\[63] = \QuadDec_M1:Cnt16:CounterUDB:fifo_full\[64]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_6\[65] = \QuadDec_M1:Cnt16:CounterUDB:fifo_nempty\[66]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow\[68] = \QuadDec_M1:Cnt16:CounterUDB:per_FF\[69]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow\[70] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[56]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_i\[73] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[51]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[75] = \QuadDec_M1:Cnt16:CounterUDB:cmp_equal\[76]
Removing Rhs of wire \QuadDec_M1:Net_1264\[79] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\[78]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:dp_dir\[83] = \QuadDec_M1:Net_1251\[19]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_2\[84] = \QuadDec_M1:Net_1251\[19]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_1\[85] = \QuadDec_M1:Cnt16:CounterUDB:count_enable\[82]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_0\[86] = \QuadDec_M1:Cnt16:CounterUDB:reload\[49]
Removing Lhs of wire \QuadDec_M1:Net_1290\[163] = \QuadDec_M1:Net_1275\[15]
Removing Lhs of wire \QuadDec_M1:bQuadDec:index_filt\[186] = \QuadDec_M1:Net_1232\[187]
Removing Lhs of wire \QuadDec_M1:Net_1232\[187] = one[25]
Removing Rhs of wire \QuadDec_M1:bQuadDec:error\[189] = \QuadDec_M1:bQuadDec:state_3\[190]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_0\[193] = \QuadDec_M1:Net_530\[194]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_1\[195] = \QuadDec_M1:Net_611\[196]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_2\[197] = \QuadDec_M1:Net_1260\[50]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_3\[198] = \QuadDec_M1:bQuadDec:error\[189]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_4\[199] = zero[4]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_5\[200] = zero[4]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_6\[201] = zero[4]
Removing Lhs of wire \QuadDec_M1:Net_1229\[206] = one[25]
Removing Lhs of wire \QuadDec_M1:Net_1272\[207] = \QuadDec_M1:Net_1264\[79]
Removing Lhs of wire tmpOE__M1_IN2_net_0[211] = one[25]
Removing Rhs of wire Net_240[217] = \Control_Reg_1:control_out_0\[320]
Removing Rhs of wire Net_240[217] = \Control_Reg_1:control_0\[341]
Removing Lhs of wire tmpOE__M1_IN1_net_0[219] = one[25]
Removing Lhs of wire tmpOE__M1_QA_net_0[226] = one[25]
Removing Lhs of wire tmpOE__M1_QB_net_0[231] = one[25]
Removing Lhs of wire tmpOE__M1_EN_net_0[236] = one[25]
Removing Lhs of wire tmpOE__M1_D1_net_0[242] = one[25]
Removing Rhs of wire Net_231[243] = \Control_Reg_1:control_out_1\[321]
Removing Rhs of wire Net_231[243] = \Control_Reg_1:control_1\[340]
Removing Lhs of wire tmpOE__M1_D2_net_0[249] = one[25]
Removing Rhs of wire Net_232[250] = \Control_Reg_1:control_out_2\[322]
Removing Rhs of wire Net_232[250] = \Control_Reg_1:control_2\[339]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[260] = one[25]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[267] = one[25]
Removing Lhs of wire \Control_Reg_1:clk\[318] = zero[4]
Removing Lhs of wire \Control_Reg_1:rst\[319] = zero[4]
Removing Rhs of wire Net_304[343] = \Timer_1:Net_51\[348]
Removing Lhs of wire Net_12[344] = zero[4]
Removing Lhs of wire \Timer_1:Net_260\[346] = zero[4]
Removing Lhs of wire \Timer_1:Net_266\[347] = one[25]
Removing Lhs of wire \Timer_1:Net_102\[352] = one[25]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\[354] = zero[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\\D\[355] = \QuadDec_M1:Cnt16:CounterUDB:overflow\[68]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\\D\[356] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[56]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\\D\[357] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[51]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\[358] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[75]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[359] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[75]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\\D\[360] = \QuadDec_M1:Net_1203\[81]

------------------------------------------------------
Aliased 0 equations, 73 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_j\' (cost = 1):
\QuadDec_M1:bQuadDec:A_j\ <= ((\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_k\' (cost = 3):
\QuadDec_M1:bQuadDec:A_k\ <= ((not \QuadDec_M1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_j\' (cost = 1):
\QuadDec_M1:bQuadDec:B_j\ <= ((\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_k\' (cost = 3):
\QuadDec_M1:bQuadDec:B_k\ <= ((not \QuadDec_M1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1151\' (cost = 0):
\QuadDec_M1:Net_1151\ <= (not \QuadDec_M1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1287\' (cost = 0):
\QuadDec_M1:Net_1287\ <= (not \QuadDec_M1:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1248\' (cost = 2):
\QuadDec_M1:Net_1248\ <= ((not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 11 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_M1:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[48] = zero[4]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj" -dcpsoc3 hw2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.988ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 27 July 2023 17:48:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\James\OneDrive\Documents\The University of Auckland\Engineering (Part III)\Repositories\compsys301-pathfinding-robot\lab exercise\additional tasks\hw2.cydsn\hw2.cyprj -d CY8C5888LTI-LP097 hw2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec_M1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_QENC'. Fanout=3, Signal=Net_74
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_165
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_295
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_M1:Net_1264\, Duplicate of \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = M1_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN2(0)__PA ,
            pin_input => Net_218 ,
            pad => M1_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN1(0)__PA ,
            pin_input => Net_240 ,
            pad => M1_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QA(0)__PA ,
            fb => Net_71 ,
            pad => M1_QA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QB(0)__PA ,
            fb => Net_72 ,
            pad => M1_QB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_EN(0)__PA ,
            pin_input => Net_219 ,
            pad => M1_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_D1(0)__PA ,
            pin_input => Net_231 ,
            pad => M1_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_D2(0)__PA ,
            pin_input => Net_232 ,
            pad => M1_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)

    MacroCell: Name=Net_218, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_240
        );
        Output = Net_218 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_72
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_74 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_74 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M1:Net_1260\ ,
            clock => Net_74 ,
            status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_74 ,
            status_3 => \QuadDec_M1:bQuadDec:error\ ,
            status_2 => \QuadDec_M1:Net_1260\ ,
            status_1 => \QuadDec_M1:Net_611\ ,
            status_0 => \QuadDec_M1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_74 ,
            control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => Net_232 ,
            control_1 => Net_231 ,
            control_0 => Net_240 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000100"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_256 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_speed
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   30 :  162 :  192 : 15.63 %
  Unique P-terms              :   54 :  330 :  384 : 14.06 %
  Total P-terms               :   60 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.131ms
Tech Mapping phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : M1_D1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : M1_D2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : M1_EN(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_IN1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_IN2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M1_QA(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : M1_QB(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.23
                   Pterms :            4.62
               Macrocells :            2.31
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.43 :       4.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_72
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_74 ,
        status_3 => \QuadDec_M1:bQuadDec:error\ ,
        status_2 => \QuadDec_M1:Net_1260\ ,
        status_1 => \QuadDec_M1:Net_611\ ,
        status_0 => \QuadDec_M1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M1:Net_1260\ ,
        clock => Net_74 ,
        status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_74 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_218, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_240
        );
        Output = Net_218 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_71
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => Net_232 ,
        control_1 => Net_231 ,
        control_0 => Net_240 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000100"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_74) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_74 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_74 ,
        control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_speed
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_256 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = M1_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_D1(0)__PA ,
        pin_input => Net_231 ,
        pad => M1_D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M1_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_D2(0)__PA ,
        pin_input => Net_232 ,
        pad => M1_D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M1_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_EN(0)__PA ,
        pin_input => Net_219 ,
        pad => M1_EN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN2(0)__PA ,
        pin_input => Net_218 ,
        pad => M1_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN1(0)__PA ,
        pin_input => Net_240 ,
        pad => M1_IN1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = M1_QA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QA(0)__PA ,
        fb => Net_71 ,
        pad => M1_QA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M1_QB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QB(0)__PA ,
        fb => Net_72 ,
        pad => M1_QB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_74 ,
            dclk_0 => Net_74_local ,
            dclk_glb_1 => Net_165 ,
            dclk_1 => Net_165_local ,
            dclk_glb_2 => Net_295 ,
            dclk_2 => Net_295_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_165 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_219 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_295 ,
            enable => __ONE__ ,
            tc => Net_304 ,
            cmp => \Timer_1:Net_261\ ,
            irq => \Timer_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_256 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |        M1_D1(0) | In(Net_231)
     |   2 |     * |      NONE |         CMOS_OUT |        M1_D2(0) | In(Net_232)
     |   3 |     * |      NONE |         CMOS_OUT |        M1_EN(0) | In(Net_219)
     |   4 |     * |      NONE |         CMOS_OUT |       M1_IN2(0) | In(Net_218)
     |   5 |     * |      NONE |         CMOS_OUT |       M1_IN1(0) | In(Net_240)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   1 |     * |      NONE |     HI_Z_DIGITAL |        M1_QA(0) | FB(Net_71)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        M1_QB(0) | FB(Net_72)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.054ms
Digital Placement phase: Elapsed time ==> 1s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "hw2_r.vh2" --pcf-path "hw2.pco" --des-name "hw2" --dsf-path "hw2.dsf" --sdc-path "hw2.sdc" --lib-path "hw2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.397ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in hw2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.340ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.916ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.917ms
API generation phase: Elapsed time ==> 1s.863ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.000ms
