docs/arm64: cpu-feature-registers: Rewrite bitfields that don't follow [e, s]

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-348.el8
commit-author Julien Grall <julien.grall@arm.com>
commit 478016c3839d53bd4c89af1f095195be543fa1a3
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-348.el8/478016c3.failed

Commit "docs/arm64: cpu-feature-registers: Documents missing visible
fields" added bitfields following the convention [s, e]. However, the
documentation is following [s, e] and so does the Arm ARM.

Rewrite the bitfields to match the format [s, e].

Fixes: a8613e7070e7 ("docs/arm64: cpu-feature-registers: Documents missing visible fields")
	Signed-off-by: Julien Grall <julien.grall@arm.com>
	Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
(cherry picked from commit 478016c3839d53bd4c89af1f095195be543fa1a3)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	Documentation/arm64/cpu-feature-registers.txt
diff --cc Documentation/arm64/cpu-feature-registers.txt
index d4b4dd1fe786,7c40e4581bae..000000000000
--- a/Documentation/arm64/cpu-feature-registers.txt
+++ b/Documentation/arm64/cpu-feature-registers.txt
@@@ -181,25 -190,29 +181,33 @@@ infrastructure
  
    4) ID_AA64ISAR1_EL1 - Instruction set attribute register 1
  
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
       | Name                         |  bits   | visible |
-      |--------------------------------------------------|
++<<<<<<< HEAD:Documentation/arm64/cpu-feature-registers.txt
++     |--------------------------------------------------|
++=======
+      +------------------------------+---------+---------+
+      | SB                           | [39-36] |    y    |
+      +------------------------------+---------+---------+
+      | FRINTTS                      | [35-32] |    y    |
+      +------------------------------+---------+---------+
++>>>>>>> 478016c3839d (docs/arm64: cpu-feature-registers: Rewrite bitfields that don't follow [e, s]):Documentation/arm64/cpu-feature-registers.rst
       | GPI                          | [31-28] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | GPA                          | [27-24] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | LRCPC                        | [23-20] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | FCMA                         | [19-16] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | JSCVT                        | [15-12] |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | API                          | [11-8]  |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | APA                          | [7-4]   |    y    |
 -     +------------------------------+---------+---------+
 +     |--------------------------------------------------|
       | DPB                          | [3-0]   |    y    |
 -     +------------------------------+---------+---------+
 +     x--------------------------------------------------x
  
    5) ID_AA64MMFR2_EL1 - Memory model feature register 2
  
* Unmerged path Documentation/arm64/cpu-feature-registers.txt
