
*** Running vivado
    with args -log project_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source project_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_file/xiong_fpga/project_1/tmds_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_file/xiong_fpga/project_1/dvi2rgb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/project_file/xiong_fpga/project_1/project_1.srcs/utils_1/imports/synth_1/project_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/project_file/xiong_fpga/project_1/project_1.srcs/utils_1/imports/synth_1/project_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.496 ; gain = 410.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_top' [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/project_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi2rgb_0' [E:/project_file/xiong_fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-14640-DESKTOP-O4N5DF9/realtime/dvi2rgb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dvi2rgb_0' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-14640-DESKTOP-O4N5DF9/realtime/dvi2rgb_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/rgb2gray.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/rgb2gray.v:23]
INFO: [Synth 8-6157] synthesizing module 'cclc_algorithm' [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/cclc_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cclc_algorithm' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/cclc_algorithm.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [E:/project_file/xiong_fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-14640-DESKTOP-O4N5DF9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-14640-DESKTOP-O4N5DF9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'project_top' (0#1) [E:/project_file/xiong_fpga/project_1/project_1.srcs/sources_1/new/project_top.v:23]
WARNING: [Synth 8-7129] Port i_uart_rx in module project_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.277 ; gain = 505.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.277 ; gain = 505.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.277 ; gain = 505.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1423.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_inst'
Finished Parsing XDC File [e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_inst'
Parsing XDC File [e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_generator_0_inst'
Finished Parsing XDC File [e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_generator_0_inst'
Parsing XDC File [E:/project_file/xiong_fpga/project_1/project_1.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [E:/project_file/xiong_fpga/project_1/project_1.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project_file/xiong_fpga/project_1/project_1.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1511.074 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_generator_0_inst' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_clk_n. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_clk_n. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_clk_p. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_clk_p. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_n[0]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_n[0]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_n[1]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_n[1]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_n[2]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_n[2]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_p[0]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_p[0]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_p[1]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_p[1]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for i_tmds_data_p[2]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_tmds_data_p[2]. (constraint file  e:/project_file/xiong_fpga/project_1/project_1.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0/dvi2rgb_0_in_context.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for dvi2rgb_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo_generator_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_uart_rx in module project_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |dvi2rgb_0        |         1|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dvi2rgb        |     1|
|2     |fifo_generator |     1|
|3     |CARRY4         |    24|
|4     |LUT1           |     4|
|5     |LUT2           |    43|
|6     |LUT3           |    36|
|7     |LUT4           |    26|
|8     |LUT5           |    10|
|9     |LUT6           |    16|
|10    |MUXF7          |     1|
|11    |FDCE           |    85|
|12    |FDPE           |     1|
|13    |IBUF           |     2|
|14    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1511.074 ; gain = 505.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.074 ; gain = 593.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1511.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 354b0098
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1511.074 ; gain = 967.781
INFO: [Common 17-1381] The checkpoint 'E:/project_file/xiong_fpga/project_1/project_1.runs/synth_1/project_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_top_utilization_synth.rpt -pb project_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 22:34:58 2025...
