Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 29 02:40:14 2018
| Host         : travis-job-ffdb4d82-17d5-4fff-a5bb-b10c04411f11 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.110        0.000                      0                12175        0.024        0.000                      0                12171        0.264        0.000                       0                  4087  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           3.021        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                32.126        0.000                      0                  443        0.080        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                28.659        0.000                      0                  223        0.117        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.110        0.000                      0                11492        0.024        0.000                      0                11492        3.750        0.000                       0                  3732  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.638        0.000                      0                    1                                                                        
                eth_rx_clk            2.452        0.000                      0                    1                                                                        
                eth_tx_clk            2.431        0.000                      0                    1                                                                        
                sys_clk               2.392        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    soc_reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295     8.047 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.047    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.760    soc_reset_counter[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.317     8.077 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.077    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.767%)  route 1.072ns (57.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    soc_reset_counter[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.323     8.075 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.075    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.773ns (45.670%)  route 0.920ns (54.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.478     6.689 r  FDPE_3/Q
                         net (fo=5, routed)           0.920     7.608    clk200_rst
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.295     7.903 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.903    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.478     6.689 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.109    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.478     6.689 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.109    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    soc_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.262 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.262    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 1.560ns (19.936%)  route 6.265ns (80.064%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          1.560     3.584    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.152     3.736 r  soc_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.008     4.744    soc_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.332     5.076 r  soc_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.294     5.371    soc_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.300    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.636     7.060    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.952     8.136    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.010     9.270    soc_crc32_checker_source_source_payload_error
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.124     9.394 r  soc_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.394    soc_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  soc_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X33Y7          FDRE                                         r  soc_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029    41.520    soc_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.520    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 32.126    

Slack (MET) :             32.315ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 1.436ns (18.994%)  route 6.124ns (81.006%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          1.560     3.584    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.152     3.736 r  soc_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.008     4.744    soc_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.332     5.076 r  soc_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.294     5.371    soc_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.300    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.636     7.060    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.952     8.136    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.869     9.129    soc_crc32_checker_source_source_payload_error
    SLICE_X35Y5          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X35Y5          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)       -0.047    41.444    soc_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 32.315    

Slack (MET) :             32.476ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.436ns (19.395%)  route 5.968ns (80.605%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          1.560     3.584    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.152     3.736 r  soc_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.008     4.744    soc_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.332     5.076 r  soc_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.294     5.371    soc_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.300    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.636     7.060    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.952     8.136    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.713     8.972    soc_crc32_checker_source_source_payload_error
    SLICE_X35Y6          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X35Y6          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)       -0.043    41.448    soc_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 32.476    

Slack (MET) :             32.480ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.436ns (19.369%)  route 5.978ns (80.631%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          1.560     3.584    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.152     3.736 r  soc_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.008     4.744    soc_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.332     5.076 r  soc_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.294     5.371    soc_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.300    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.636     7.060    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.952     8.136    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.723     8.982    soc_crc32_checker_source_source_payload_error
    SLICE_X34Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X34Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)       -0.028    41.462    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 32.480    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.436ns (19.768%)  route 5.828ns (80.232%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=15, routed)          1.560     3.584    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X32Y0          LUT2 (Prop_lut2_I1_O)        0.152     3.736 r  soc_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.008     4.744    soc_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.332     5.076 r  soc_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.294     5.371    soc_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X31Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.805     6.300    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.424 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.636     7.060    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.184 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.952     8.136    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.573     8.833    soc_crc32_checker_source_source_payload_error
    SLICE_X35Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X35Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.043    41.447    soc_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.447    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             33.067ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.214ns (18.213%)  route 5.451ns (81.787%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X37Y2          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.825     2.812    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.299     3.111 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.823     3.935    storage_12_reg_i_8_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.722     4.781    p_2_in3_in
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.823     5.728    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.115     6.967    soc_crc32_checker_fifo_out
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.124     7.091 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.143     8.234    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X36Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[21]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X36Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_rx_converter_converter_source_payload_data_reg[21]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 33.067    

Slack (MET) :             33.067ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.214ns (18.213%)  route 5.451ns (81.787%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X37Y2          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.825     2.812    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.299     3.111 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.823     3.935    storage_12_reg_i_8_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.722     4.781    p_2_in3_in
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.823     5.728    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.852 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.115     6.967    soc_crc32_checker_fifo_out
    SLICE_X34Y5          LUT3 (Prop_lut3_I0_O)        0.124     7.091 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.143     8.234    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X36Y7          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[25]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X36Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_rx_converter_converter_source_payload_data_reg[25]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 33.067    

Slack (MET) :             33.190ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.338ns (20.716%)  route 5.121ns (79.284%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X37Y2          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.825     2.812    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.299     3.111 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.823     3.935    storage_12_reg_i_8_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.722     4.781    p_2_in3_in
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.326     5.231    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I3_O)        0.124     5.355 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.846     6.201    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.325 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.025     7.349    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.473 r  soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.554     8.027    soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X29Y3          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X29Y3          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.205    41.217    soc_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 33.190    

Slack (MET) :             33.190ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.338ns (20.716%)  route 5.121ns (79.284%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X37Y2          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.825     2.812    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.299     3.111 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.823     3.935    storage_12_reg_i_8_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.722     4.781    p_2_in3_in
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.326     5.231    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I3_O)        0.124     5.355 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.846     6.201    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.325 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.025     7.349    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.473 r  soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.554     8.027    soc_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X29Y3          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X29Y3          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X29Y3          FDRE (Setup_fdre_C_CE)      -0.205    41.217    soc_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 33.190    

Slack (MET) :             33.196ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.338ns (20.736%)  route 5.115ns (79.264%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X37Y2          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.825     2.812    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X36Y2          LUT6 (Prop_lut6_I0_O)        0.299     3.111 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.823     3.935    storage_12_reg_i_8_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.059 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.722     4.781    p_2_in3_in
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.326     5.231    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I3_O)        0.124     5.355 f  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.846     6.201    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.325 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           1.044     7.368    soc_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.492 r  soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.529     8.021    soc_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X28Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X28Y4          FDRE (Setup_fdre_C_CE)      -0.205    41.217    soc_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 33.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.215%)  route 0.284ns (66.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X29Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X30Y2          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.835     0.835    storage_10_reg_0_7_6_7/WCLK
    SLICE_X30Y2          RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X30Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X29Y4          FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=18, routed)          0.124     0.830    storage_10_reg_0_7_0_5/DIA0
    SLICE_X30Y3          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X30Y3          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X30Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.747    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 soc_rx_converter_converter_source_payload_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.414%)  route 0.338ns (70.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X36Y5          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_rx_converter_converter_source_payload_data_reg[22]/Q
                         net (fo=1, routed)           0.338     1.044    soc_rx_converter_converter_source_payload_data[22]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     0.942    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y18  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y18  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y5   soc_rx_converter_converter_demux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y5   soc_rx_converter_converter_demux_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y5   soc_rx_converter_converter_source_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y6   soc_rx_converter_converter_source_payload_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y6   soc_rx_converter_converter_source_payload_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y7   soc_rx_converter_converter_source_payload_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y6   soc_rx_converter_converter_source_payload_data_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y2   storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y2   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y3   storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.659ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.539ns  (logic 1.768ns (16.776%)  route 8.771ns (83.224%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.895    10.617    soc_tx_converter_converter_mux__0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.354    10.971 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.135    12.106    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    40.766    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 28.659    

Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 1.740ns (16.709%)  route 8.673ns (83.291%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.878    10.601    soc_tx_converter_converter_mux__0
    SLICE_X12Y10         LUT4 (Prop_lut4_I0_O)        0.326    10.927 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.054    11.981    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 28.993    

Slack (MET) :             29.200ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.206ns  (logic 1.740ns (17.049%)  route 8.466ns (82.951%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.717    10.440    soc_tx_converter_converter_mux__0
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.326    10.766 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.008    11.773    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 29.200    

Slack (MET) :             29.255ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 1.740ns (17.142%)  route 8.411ns (82.858%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.674    10.397    soc_tx_converter_converter_mux__0
    SLICE_X12Y10         LUT5 (Prop_lut5_I2_O)        0.326    10.723 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.995    11.718    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                 29.255    

Slack (MET) :             29.404ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 1.740ns (17.397%)  route 8.262ns (82.603%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.657    10.380    soc_tx_converter_converter_mux__0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.326    10.706 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.863    11.569    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                 29.404    

Slack (MET) :             29.518ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 1.768ns (17.408%)  route 8.388ns (82.592%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.895    10.617    soc_tx_converter_converter_mux__0
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.354    10.971 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.753    11.724    soc_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X12Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X12Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.267    41.242    soc_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 29.518    

Slack (MET) :             29.941ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.510ns (15.953%)  route 7.955ns (84.047%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.318     9.087    soc_tx_converter_converter_mux0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.824    10.035    storage_11_reg_i_46_n_0
    SLICE_X13Y10         LUT4 (Prop_lut4_I1_O)        0.124    10.159 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.874    11.033    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 29.941    

Slack (MET) :             30.021ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.893ns  (logic 1.740ns (17.589%)  route 8.153ns (82.411%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.878    10.601    soc_tx_converter_converter_mux__0
    SLICE_X12Y10         LUT4 (Prop_lut4_I0_O)        0.326    10.927 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.533    11.460    soc_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X12Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X12Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)       -0.028    41.481    soc_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 30.021    

Slack (MET) :             30.079ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 1.740ns (17.700%)  route 8.090ns (82.300%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.801     9.570    soc_tx_converter_converter_mux0
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.152     9.722 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.717    10.440    soc_tx_converter_converter_mux__0
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.326    10.766 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.632    11.398    soc_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X12Y11         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X12Y11         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X12Y11         FDRE (Setup_fdre_C_D)       -0.031    41.477    soc_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.477    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 30.079    

Slack (MET) :             30.316ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 1.538ns (16.422%)  route 7.827ns (83.578%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X12Y12         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.241     3.326    soc_tx_cdc_graycounter1_q[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I3_O)        0.124     3.450 f  soc_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.774     4.224    soc_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.348 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.768     5.116    soc_tx_cdc_asyncfifo_readable
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.240 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.210     6.450    soc_padding_inserter_source_valid
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.574 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     7.204    soc_crc32_inserter_source_valid
    SLICE_X30Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.328 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.318     8.645    soc_preamble_inserter_sink_ready
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.318     9.087    soc_tx_converter_converter_mux0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.211 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.809    10.020    storage_11_reg_i_46_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I1_O)        0.152    10.172 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.761    10.933    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X13Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X13Y10         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.260    41.249    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 30.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X31Y18         FDRE                                         r  soc_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.065     0.764    soc_tx_gap_inserter_counter_reg__0[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.809 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.809    vns_liteethmacgap_state_i_1_n_0
    SLICE_X30Y18         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X30Y18         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.571    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.121     0.692    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.064     0.631    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.064     0.631    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.064     0.631    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.060     0.627    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.060     0.627    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X12Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.053     0.620    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.567     0.567    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.786    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.837     0.837    eth_tx_clk
    SLICE_X14Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.053     0.620    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.636%)  route 0.116ns (38.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X29Y19         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  vns_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.116     0.813    vns_liteethmacpreambleinserter_state[1]
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  soc_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.858    soc_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  soc_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X28Y19         FDRE                                         r  soc_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.092     0.662    soc_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X28Y16         FDSE                                         r  soc_crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  soc_crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.127     0.827    p_25_in
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045     0.872 r  soc_crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.872    soc_crc32_inserter_next_reg[18]
    SLICE_X28Y15         FDSE                                         r  soc_crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X28Y15         FDSE                                         r  soc_crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X28Y15         FDSE (Hold_fdse_C_D)         0.091     0.666    soc_crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y10  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y10  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y10  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y10  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y11  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10  soc_tx_cdc_graycounter1_q_binary_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.986ns (43.121%)  route 5.258ns (56.879%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 f  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.692     9.646    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.770 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.605    10.376    picorv32/instr_retirq_i_4_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.345    10.845    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.429    10.955    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.986ns (43.121%)  route 5.258ns (56.879%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 f  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.692     9.646    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.770 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.605    10.376    picorv32/instr_retirq_i_4_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.345    10.845    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.429    10.955    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.986ns (43.121%)  route 5.258ns (56.879%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 f  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.692     9.646    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.770 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.605    10.376    picorv32/instr_retirq_i_4_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.345    10.845    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.429    10.955    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.986ns (43.121%)  route 5.258ns (56.879%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 f  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.692     9.646    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.770 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.605    10.376    picorv32/instr_retirq_i_4_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.345    10.845    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.429    10.955    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.986ns (43.121%)  route 5.258ns (56.879%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 f  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.692     9.646    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.770 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.605    10.376    picorv32/instr_retirq_i_4_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.345    10.845    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X31Y23         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.429    10.955    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 3.986ns (42.097%)  route 5.483ns (57.903%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 11.434 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.435     8.691    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.815 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.597     9.412    picorv32/instr_retirq_i_3_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.536 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.444     9.980    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.104 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.965    11.069    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  picorv32/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.434    11.434    picorv32/clk100
    SLICE_X37Y27         FDRE                                         r  picorv32/reg_op1_reg[26]/C
                         clock pessimism              0.079    11.513    
                         clock uncertainty           -0.057    11.457    
    SLICE_X37Y27         FDRE (Setup_fdre_C_CE)      -0.205    11.252    picorv32/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/instr_jal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.986ns (41.850%)  route 5.538ns (58.150%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.574     8.830    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  picorv32/mem_rdata_q[5]_i_2/O
                         net (fo=9, routed)           0.855     9.810    picorv32/mem_rdata_q[5]_i_1_n_0
    SLICE_X31Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.934 r  picorv32/instr_jal_i_2/O
                         net (fo=3, routed)           0.450    10.384    picorv32/instr_jal_i_2_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I0_O)        0.124    10.508 r  picorv32/instr_jal_i_1/O
                         net (fo=1, routed)           0.618    11.125    picorv32/instr_jal_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  picorv32/instr_jal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.436    11.436    picorv32/clk100
    SLICE_X28Y22         FDRE                                         r  picorv32/instr_jal_reg/C
                         clock pessimism              0.007    11.443    
                         clock uncertainty           -0.057    11.387    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)       -0.047    11.340    picorv32/instr_jal_reg
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 3.986ns (42.384%)  route 5.419ns (57.616%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.435     8.691    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.815 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.597     9.412    picorv32/instr_retirq_i_3_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.536 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.444     9.980    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.104 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.901    11.005    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  picorv32/reg_op1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.437    11.437    picorv32/clk100
    SLICE_X36Y19         FDRE                                         r  picorv32/reg_op1_reg[2]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X36Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.255    picorv32/reg_op1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 3.986ns (42.384%)  route 5.419ns (57.616%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.435     8.691    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.815 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.597     9.412    picorv32/instr_retirq_i_3_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.536 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.444     9.980    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.104 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.901    11.005    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  picorv32/reg_op1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.437    11.437    picorv32/clk100
    SLICE_X36Y19         FDRE                                         r  picorv32/reg_op1_reg[6]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X36Y19         FDRE (Setup_fdre_C_CE)      -0.205    11.255    picorv32/reg_op1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 3.986ns (42.810%)  route 5.325ns (57.190%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y10         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.157     5.212    picorv32/tag_mem_reg[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.336    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.886 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.886    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.000 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.679     6.679    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.803 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.890     7.693    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.817 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.316     8.133    picorv32/soc_netsoc_picorv32_mem_ready
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.257 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.435     8.691    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.815 f  picorv32/instr_retirq_i_3/O
                         net (fo=7, routed)           0.597     9.412    picorv32/instr_retirq_i_3_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.536 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=1, routed)           0.444     9.980    picorv32/reg_op1[31]_i_3_n_0
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124    10.104 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.808    10.912    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  picorv32/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3732, routed)        1.433    11.433    picorv32/clk100
    SLICE_X35Y27         FDRE                                         r  picorv32/reg_op1_reg[22]/C
                         clock pessimism              0.007    11.440    
                         clock uncertainty           -0.057    11.384    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    11.179    picorv32/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.561     0.561    sys_clk
    SLICE_X43Y34         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y34         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.255     0.574    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.559     0.559    sys_clk
    SLICE_X35Y16         FDRE                                         r  soc_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y16         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.826     0.826    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y16         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.559     0.559    sys_clk
    SLICE_X35Y16         FDRE                                         r  soc_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.917    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X34Y16         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3732, routed)        0.826     0.826    storage_14_reg_0_1_6_11/WCLK
    SLICE_X34Y16         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X34Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   memadr_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y10  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11  storage_13_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y31         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X64Y31         FDPE (Setup_fdpe_C_D)       -0.035     3.704    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.638    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y18         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     2.558    eth_rx_clk
    SLICE_X28Y18         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X28Y18         FDPE (Setup_fdpe_C_D)       -0.005     2.528    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.452    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y19         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     2.557    eth_tx_clk
    SLICE_X30Y19         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X30Y19         FDPE (Setup_fdpe_C_D)       -0.035     2.497    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.497    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.431    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X63Y34         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3732, routed)        0.593     2.593    sys_clk
    SLICE_X63Y34         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X63Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.458    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.392    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.010 (r) | FAST    |     2.298 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.236 (r) | SLOW    |    -0.786 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.663 (r) | SLOW    |    -0.967 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.469 (r) | SLOW    |    -0.881 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.619 (r) | SLOW    |    -0.930 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.798 (r) | SLOW    |    -1.137 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     3.398 (r) | SLOW    |    -0.667 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.806 (r) | SLOW    |    -0.508 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     4.423 (r) | SLOW    |    -1.247 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.002 (r) | SLOW    |    -0.370 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     7.113 (r) | SLOW    |    -1.957 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     6.441 (r) | SLOW    |    -1.743 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     6.134 (r) | SLOW    |    -1.673 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     6.149 (r) | SLOW    |    -1.696 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     5.074 (r) | SLOW    |    -1.445 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     5.373 (r) | SLOW    |    -1.570 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     4.098 (r) | SLOW    |    -1.004 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     4.894 (r) | SLOW    |    -1.394 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.394 (r) | SLOW    |      3.218 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.475 (r) | SLOW    |      3.313 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.756 (r) | SLOW    |      2.891 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.286 (r) | SLOW    |      3.235 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.324 (r) | SLOW    |      3.254 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.527 (r) | SLOW    |      1.584 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.991 (r) | SLOW    |      1.803 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.984 (r) | SLOW    |      1.796 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.817 (r) | SLOW    |      1.695 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.679 (r) | SLOW    |      1.656 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.134 (r) | SLOW    |      1.877 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.514 (r) | SLOW    |      1.573 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.657 (r) | SLOW    |      1.632 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.453 (r) | SLOW    |      1.591 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.695 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.452 (r) | SLOW    |      1.598 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.443 (r) | SLOW    |      1.571 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.454 (r) | SLOW    |      1.590 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.614 (r) | SLOW    |      1.643 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.312 (r) | SLOW    |      1.543 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.754 (r) | SLOW    |      1.697 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.840 (r) | SLOW    |      1.718 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.151 (r) | SLOW    |      1.424 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.841 (r) | SLOW    |      1.726 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.152 (r) | SLOW    |      1.419 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      9.209 (r) | SLOW    |      3.073 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -     |      9.504 (r) | SLOW    |      2.939 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.941 (r) | SLOW    |      3.235 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |      9.945 (r) | SLOW    |      3.252 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.715 (r) | SLOW    |      3.054 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.859 (r) | SLOW    |      3.105 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.783 (r) | SLOW    |      2.824 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      8.771 (r) | SLOW    |      2.797 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |      8.978 (r) | SLOW    |      2.947 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.202 (r) | SLOW    |      3.079 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         1.979 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.874 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.183 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.341 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.180 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.834 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.668 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.890 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.878 ns
Ideal Clock Offset to Actual Clock: -2.224 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.236 (r) | SLOW    | -0.786 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.663 (r) | SLOW    | -0.967 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.469 (r) | SLOW    | -0.881 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.619 (r) | SLOW    | -0.930 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.663 (r) | SLOW    | -0.786 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.822 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.527 (r) | SLOW    |   1.584 (r) | FAST    |    0.215 |
ddram_dq[1]        |   6.991 (r) | SLOW    |   1.803 (r) | FAST    |    0.679 |
ddram_dq[2]        |   6.984 (r) | SLOW    |   1.796 (r) | FAST    |    0.672 |
ddram_dq[3]        |   6.817 (r) | SLOW    |   1.695 (r) | FAST    |    0.504 |
ddram_dq[4]        |   6.679 (r) | SLOW    |   1.656 (r) | FAST    |    0.367 |
ddram_dq[5]        |   7.134 (r) | SLOW    |   1.877 (r) | FAST    |    0.822 |
ddram_dq[6]        |   6.514 (r) | SLOW    |   1.573 (r) | FAST    |    0.202 |
ddram_dq[7]        |   6.657 (r) | SLOW    |   1.632 (r) | FAST    |    0.344 |
ddram_dq[8]        |   6.453 (r) | SLOW    |   1.591 (r) | FAST    |    0.141 |
ddram_dq[9]        |   6.767 (r) | SLOW    |   1.695 (r) | FAST    |    0.455 |
ddram_dq[10]       |   6.452 (r) | SLOW    |   1.598 (r) | FAST    |    0.140 |
ddram_dq[11]       |   6.443 (r) | SLOW    |   1.571 (r) | FAST    |    0.131 |
ddram_dq[12]       |   6.454 (r) | SLOW    |   1.590 (r) | FAST    |    0.142 |
ddram_dq[13]       |   6.614 (r) | SLOW    |   1.643 (r) | FAST    |    0.302 |
ddram_dq[14]       |   6.312 (r) | SLOW    |   1.543 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.754 (r) | SLOW    |   1.697 (r) | FAST    |    0.442 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.134 (r) | SLOW    |   1.543 (r) | FAST    |    0.822 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.690 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.840 (r) | SLOW    |   1.718 (r) | FAST    |    0.689 |
ddram_dqs_n[1]     |   6.151 (r) | SLOW    |   1.424 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   6.841 (r) | SLOW    |   1.726 (r) | FAST    |    0.690 |
ddram_dqs_p[1]     |   6.152 (r) | SLOW    |   1.419 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.841 (r) | SLOW    |   1.419 (r) | FAST    |    0.690 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.718 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.394 (r) | SLOW    |   3.218 (r) | FAST    |    0.638 |
eth_tx_data[1]     |   9.475 (r) | SLOW    |   3.313 (r) | FAST    |    0.718 |
eth_tx_data[2]     |   8.756 (r) | SLOW    |   2.891 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   9.286 (r) | SLOW    |   3.235 (r) | FAST    |    0.529 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.475 (r) | SLOW    |   2.891 (r) | FAST    |    0.718 |
-------------------+-------------+---------+-------------+---------+----------+




