Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 16163
gpu_sim_insn = 6559671
gpu_ipc =     405.8449
gpu_tot_sim_cycle = 16163
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     405.8449
gpu_tot_issued_cta = 51
gpu_occupancy = 38.3478% 
gpu_tot_occupancy = 38.3478% 
max_total_param_size = 0
gpu_stall_dramfull = 81
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4340
partiton_level_parallism_total  =       2.4340
partiton_level_parallism_util =       4.9660
partiton_level_parallism_util_total  =       4.9660
L2_BW  =      93.4662 GB/Sec
L2_BW_total  =      93.4662 GB/Sec
gpu_total_sim_rate=1093278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 101, Reservation_fails = 579
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 94, Reservation_fails = 857
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 92, Reservation_fails = 604
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 94, Reservation_fails = 458
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 88, Reservation_fails = 868
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 87, Reservation_fails = 463
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 92, Reservation_fails = 717
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 84, Reservation_fails = 843
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 89, Reservation_fails = 584
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 92, Reservation_fails = 564
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 93, Reservation_fails = 781
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 96, Reservation_fails = 862
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 94, Reservation_fails = 598
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 72, Reservation_fails = 46
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 71, Reservation_fails = 116
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 64, Reservation_fails = 62
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 58, Reservation_fails = 34
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 52, Reservation_fails = 30
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 68, Reservation_fails = 134
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 53, Reservation_fails = 47
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 78, Reservation_fails = 82
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 80, Reservation_fails = 37
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 72, Reservation_fails = 88
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 63, Reservation_fails = 32
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 74, Reservation_fails = 208
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 75, Reservation_fails = 129
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 64, Reservation_fails = 142
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 73, Reservation_fails = 100
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 72, Reservation_fails = 97
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 64, Reservation_fails = 53
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 64, Reservation_fails = 128
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 65, Reservation_fails = 102
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 68, Reservation_fails = 81
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 68, Reservation_fails = 92
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 63, Reservation_fails = 74
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 76, Reservation_fails = 58
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 66, Reservation_fails = 235
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 71, Reservation_fails = 92
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 2890
	L1D_total_cache_reservation_fails = 11077
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2890
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8120
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2957
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2203
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172695	W0_Idle:268720	W0_Scoreboard:765428	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62361	WS1:62564	WS2:59606	WS3:59606	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1708 
max_icnt2mem_latency = 131 
maxmrqlatency = 296 
max_icnt2sh_latency = 164 
averagemflatency = 584 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 8 
mrq_lat_table:15228 	1100 	1094 	1711 	3448 	5489 	2339 	334 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5389 	2537 	31352 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35167 	4166 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25968 	5632 	3032 	2183 	1651 	828 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        27        19        38        13        22        13        24        14        14        20        36        49        21         8        15 
dram[1]:        22        15        31        22        18        16        21        17        25        26        19        25        17        18        16        16 
dram[2]:        34        20        19        20        17        17        14        17        23        21        19        24        28        16        13        21 
dram[3]:        19        20        14        25        10        19        17        15        16        19        11        34        11        29        22        13 
dram[4]:        28        23        19        27        14        36        18        20        18        14        17        19        56        41        26         9 
dram[5]:        11        15        23        21        11        16        23        15        15        16        22        21        19        43        16        12 
dram[6]:        20        17        27        16        21        12        13        20        18        18        12        20        12        19        19        14 
dram[7]:        20        16        19        15        14        16        25        13        20        20        17        18        46        22        25        12 
dram[8]:        23        28        16        27        14        22        16        14        38        27        14        19        26        14        13        16 
dram[9]:        23        20        11        23        18        24        18        13        24        19        16        17        15        29        20        20 
dram[10]:        20        17        15        15        18        17        14        30        18        17        15        15        12        19        12        23 
dram[11]:        25        23        18        31        14        16        19        13        27        25        47        22        51        14        14         9 
dram[12]:        32        26        30        26        24        18        14        21        18        21        14        21         8         9        25        13 
dram[13]:        18        19        22        18        31        14        18        18        20        21        13        24        20        23        20        19 
dram[14]:        30        17        28        19        24        20        13        10        18        13        21        26        42        20        14        11 
dram[15]:        21        16        14        23        19        19        18        13        23        21        17        35        32        25        19        19 
maximum service time to same row:
dram[0]:      6172      6171      6219      6223      6198      6195      6193      6193      6286      6215      6235      6714      6276      6203      6285      6301 
dram[1]:      6201      6323      6226      6225      6737      6211      6217      6311      6749      7001      5184      6212      6184      6192      6230      6206 
dram[2]:      6287      6309      6188      6296      6303      6300      6169      6201      6180      6184      6206      6736      6277      6280      6275      6190 
dram[3]:      6194      6192      6185      6183      6219      6220      6200      6203      6999      6276      6161      6164      6305      6212      6202      6189 
dram[4]:      6176      6205      6189      6185      6751      6224      6201      6200      6224      6217      6159      6310      6181      6182      6197      6188 
dram[5]:      6281      6180      6187      6184      6199      6219      6175      6171      6201      6888      6158      6153      6181      6217      6194      6191 
dram[6]:      6183      6182      6170      6213      6218      6297      6195      6194      6304      6300      6175      6172      6322      6308      6296      6218 
dram[7]:      6220      7143      6219      6173      6293      6753      6190      6174      6932      6788      5836      5839      6273      6279      6306      6221 
dram[8]:      6228      6206      6231      6213      6181      6198      6185      6179      6213      6214      5893      5897      6212      6206      6184      6208 
dram[9]:      6203      6730      6206      6762      6304      6187      6179      6189      6294      6293      5888      5887      6214      6277      6289      6185 
dram[10]:      6183      6190      6206      6174      6289      6754      6185      6203      6196      6194      6631      6189      6211      6776      6196      6217 
dram[11]:      6175      6184      6194      6217      6861      6300      6319      6858      6208      6212      5497      6313      6214      6308      6216      6301 
dram[12]:      6294      6199      7146      6237      6203      6192      6185      6184      6186      6306      5841      6233      6205      6295      6205      6199 
dram[13]:      6201      6192      6188      6178      6287      6284      6181      6177      6227      6187      5184      5835      6278      6275      6176      6174 
dram[14]:      6213      6221      6196      6199      6752      6714      6209      6856      6199      6213      6179      6704      6190      6682      6181      6186 
dram[15]:      6201      6189      6192      6351      6225      6305      6220      6180      6193      6344      5487      6335      7460      6347      6197      6371 
average row accesses per activate:
dram[0]:  4.920000  4.064516  4.344828  6.526316  4.242424  4.281250  4.379310  4.448276  3.843750  5.619048  4.103448  4.444445 12.875000  9.900000  7.400000  6.176471 
dram[1]:  5.000000  3.861111  6.944445  8.733334  4.655172  4.354839  4.520000  5.173913  4.214286  4.148148  5.047619  6.470588  8.923077  7.687500  8.066667  8.133333 
dram[2]:  7.437500  5.809524  7.111111  6.421052  3.600000  4.923077  4.769231  4.703704  5.944445  5.000000  4.739130  4.521739  9.384615  7.437500 10.363636  6.684210 
dram[3]:  4.875000  5.043478  5.125000  4.392857  3.657895  3.500000  4.607143  4.187500  3.593750  4.640000  4.384615  7.866667 13.000000  7.142857  9.900000  9.363636 
dram[4]:  4.482759  4.310345  7.117647  6.777778  4.555555  5.565217  3.787879  5.000000  4.800000  3.968750  4.739130  4.954545  9.250000  8.000000  4.740741  7.235294 
dram[5]:  3.600000  4.393939  7.733333  5.571429  3.513514  3.513514  4.258065  4.814815  3.942857  4.000000  5.227273  5.227273 12.250000 10.000000  5.142857  7.785714 
dram[6]:  4.703704  4.923077  4.958333  4.750000  5.080000  3.823529  4.580645  4.085714  4.275862  4.033333  4.560000  5.842105  7.785714  8.416667  6.222222  8.461538 
dram[7]:  5.600000  5.043478  5.318182  5.260870  4.692307  4.285714  4.250000  3.526316  5.619048  4.869565  4.782609  6.470588  7.785714  8.428572  6.150000  5.950000 
dram[8]:  4.307693  7.600000  4.653846  6.150000  4.433333  3.969697  3.843750  4.592593  5.631579  6.105263  4.500000  4.360000  7.437500  8.500000  6.555555  7.117647 
dram[9]:  5.750000  6.210526  4.740741  4.692307  4.090909  4.571429  4.551724  3.611111  5.947369  5.318182  4.290323  4.740741 11.666667  7.846154  7.615385  8.500000 
dram[10]:  5.565217  4.791667  4.344828  7.058824  4.700000  4.375000  4.096774  4.888889  4.555555  4.033333  4.480000  3.709677  9.545455  8.333333 13.875000 12.444445 
dram[11]:  5.304348  5.636364  6.300000  7.235294  3.941176  4.483871  5.272727  3.870968  5.409091  7.352941  6.235294  5.600000  7.466667  7.666667  6.368421  6.150000 
dram[12]:  7.058824  6.052631  4.739130  5.800000  5.590909  4.187500  4.057143  5.708333  3.967742  4.233333  4.269231  5.045455  8.307693 11.555555  9.250000  7.785714 
dram[13]:  5.227273  5.083333  6.100000  5.083333  6.105263  5.041667  4.892857  5.000000  7.000000  4.400000  3.575758  5.842105 12.666667 10.090909  8.285714  6.526316 
dram[14]:  4.343750  5.148148  8.133333  7.687500  5.173913  4.444445  3.282051  3.289474  4.800000  4.500000  6.125000  6.312500  8.071428  5.130435  5.954545  5.521739 
dram[15]:  4.962963  5.037037  6.777778  6.647059  5.652174  4.258065  3.911765  3.939394  4.187500  4.925926  4.115385  7.571429  8.166667 10.000000  7.466667  8.750000 
average row locality = 30748/5839 = 5.265970
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        728       725       772       761       817       779       741       756       777       765       718       704       676       702       757       755
dram[1]:        736       734       776       793       792       814       761       788       754       741      1026       716       725       741       798       774
dram[2]:        718       702       742       747       745       745       775       764       727       740       741       720       736       760       718       740
dram[3]:        713       722       748       748       781       772       770       808       725       709       740       730       711       700       698       716
dram[4]:        708       742       770       745       754       751       756       778       744       747       709       695       703       710       773       759
dram[5]:        760       750       741       743       786       805       800       778       795       765       698       708       704       720       742       720
dram[6]:        718       721       739       730       759       756       816       776       730       731       711       708       731       724       713       731
dram[7]:        750       706       750       727       758       766       772       816       707       711       721       719       729       717       726       770
dram[8]:        734       715       762       782       767       778       762       807       711       690       727       707       731       711       735       756
dram[9]:        689       704       744       757       776       775       804       779       713       736       741       704       723       707       723       688
dram[10]:        715       743       757       784       800       817       774       750       754       747       731       705       701       722       742       779
dram[11]:        731       721       767       734       774       767       727       739       764       756       794       724       707       734       786       750
dram[12]:        721       713       715       720       773       780       782       759       737       735       751       741       708       747       753       730
dram[13]:        716       725       763       722       726       734       791       786       697       726       824       713       712       717       745       752
dram[14]:        733       739       742       727       759       760       755       774       754       746       712       709       717       735       762       766
dram[15]:        716       753       749       751       785       756       817       766       790       763       830       707       712       698       739       712
maximum mf latency per bank:
dram[0]:        773       786       800       771       787       795       767       769       792       748       758       717       734       741       777       768
dram[1]:        817      1280      1265      1325      1315      1199       831      1261      1337       806      1708       762      1277      1173      1350      1221
dram[2]:        802       745       782       758       784       797       767       787       775       814       750       758       830       804       733       780
dram[3]:        764       792       781       781       764       796       889       750       803       737       823       727       748       777       752       753
dram[4]:        714       855       788       771       761       748       839       797       813       773       729       736       749       753       765       769
dram[5]:        771       769       773       796       822       863       789       781       805       830       743       755       726       771       755       758
dram[6]:        820       783       836       752       760       805       778       789       797       728       766       712       803       758       762       786
dram[7]:        805       828       839       734       964       941       803       786       778       763       756       745       727       736       768       756
dram[8]:        905       819       917       808       794       792       776       785       747       748       785       873       746       765       816       802
dram[9]:        748       780       762       862       776       735       749       807       808       749       788       782       713       725       770       751
dram[10]:        778       878       779       812       797       956       797       784       746       827       747       769       745       900       764       775
dram[11]:        840       752       778       751       775       800       776       815       887       786       748       792       780       771       792       791
dram[12]:        761       727       763       727       788       810       821       792       813       772       851       752       724       718       861       740
dram[13]:        739       735       775       751       823       792       746       744       710       754       800       728       743       785       819       818
dram[14]:        755       739       755       789       796       828       787       768       779       805       752       761       768       782       852       803
dram[15]:        831       794       803       904       810       853       881       836       802       817       763       812       747       810       785       866
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91645 n_act=386 n_pre=370 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.02047
n_activity=44201 dram_eff=0.04366
bk0: 36a 85875i bk1: 39a 84692i bk2: 49a 85316i bk3: 47a 87463i bk4: 62a 83885i bk5: 58a 84835i bk6: 48a 84498i bk7: 52a 83992i bk8: 46a 83007i bk9: 41a 86949i bk10: 41a 85688i bk11: 40a 86783i bk12: 21a 90840i bk13: 19a 90382i bk14: 30a 88545i bk15: 28a 87938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.637747
Row_Buffer_Locality_write = 0.883739
Bank_Level_Parallism = 3.471780
Bank_Level_Parallism_Col = 2.473242
Bank_Level_Parallism_Ready = 1.161658
write_to_read_ratio_blp_rw_average = 0.514194
GrpLevelPara = 1.983531 

BW Util details:
bwutil = 0.020468 
total_CMD = 94292 
util_bw = 1930 
Wasted_Col = 29776 
Wasted_Row = 5714 
Idle = 56872 

BW Util Bottlenecks: 
RCDc_limit = 22423 
RCDWRc_limit = 11685 
WTRc_limit = 15550 
RTWc_limit = 15414 
CCDLc_limit = 24808 
rwq = 0 
CCDLc_limit_alone = 20638 
WTRc_limit_alone = 12758 
RTWc_limit_alone = 14036 

Commands details: 
total_CMD = 94292 
n_nop = 91645 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 1930 
Row_Bus_Util =  0.008018 
CoL_Bus_Util = 0.020468 
Either_Row_CoL_Bus_Util = 0.028072 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.014734 
queue_avg = 2.390394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.39039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91668 n_act=356 n_pre=340 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.02079
n_activity=43468 dram_eff=0.04509
bk0: 45a 85790i bk1: 49a 82170i bk2: 48a 87577i bk3: 53a 88672i bk4: 56a 84271i bk5: 58a 84092i bk6: 40a 84579i bk7: 44a 86467i bk8: 39a 85390i bk9: 34a 84637i bk10: 25a 87419i bk11: 30a 87890i bk12: 36a 89959i bk13: 42a 89021i bk14: 44a 88581i bk15: 45a 88845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818367
Row_Buffer_Locality_read = 0.681686
Row_Buffer_Locality_write = 0.892296
Bank_Level_Parallism = 3.504210
Bank_Level_Parallism_Col = 2.462549
Bank_Level_Parallism_Ready = 1.181122
write_to_read_ratio_blp_rw_average = 0.549156
GrpLevelPara = 1.927805 

BW Util details:
bwutil = 0.020786 
total_CMD = 94292 
util_bw = 1960 
Wasted_Col = 29143 
Wasted_Row = 4646 
Idle = 58543 

BW Util Bottlenecks: 
RCDc_limit = 20517 
RCDWRc_limit = 10765 
WTRc_limit = 13996 
RTWc_limit = 16641 
CCDLc_limit = 26138 
rwq = 0 
CCDLc_limit_alone = 21403 
WTRc_limit_alone = 11052 
RTWc_limit_alone = 14850 

Commands details: 
total_CMD = 94292 
n_nop = 91668 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 356 
n_pre = 340 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 1960 
Row_Bus_Util =  0.007381 
CoL_Bus_Util = 0.020786 
Either_Row_CoL_Bus_Util = 0.027828 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.012195 
queue_avg = 2.319486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=2.31949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91763 n_act=333 n_pre=317 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02024
n_activity=40897 dram_eff=0.04665
bk0: 32a 88878i bk1: 35a 87728i bk2: 49a 87770i bk3: 44a 87123i bk4: 49a 82998i bk5: 47a 85161i bk6: 45a 85333i bk7: 46a 86037i bk8: 29a 87256i bk9: 33a 86792i bk10: 31a 85645i bk11: 26a 85768i bk12: 42a 88447i bk13: 40a 88191i bk14: 35a 90109i bk15: 46a 87488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825472
Row_Buffer_Locality_read = 0.670906
Row_Buffer_Locality_write = 0.901486
Bank_Level_Parallism = 3.423577
Bank_Level_Parallism_Col = 2.547455
Bank_Level_Parallism_Ready = 1.207547
write_to_read_ratio_blp_rw_average = 0.542245
GrpLevelPara = 1.962313 

BW Util details:
bwutil = 0.020235 
total_CMD = 94292 
util_bw = 1908 
Wasted_Col = 27737 
Wasted_Row = 5364 
Idle = 59283 

BW Util Bottlenecks: 
RCDc_limit = 19392 
RCDWRc_limit = 9895 
WTRc_limit = 12171 
RTWc_limit = 18611 
CCDLc_limit = 25884 
rwq = 0 
CCDLc_limit_alone = 21634 
WTRc_limit_alone = 9331 
RTWc_limit_alone = 17201 

Commands details: 
total_CMD = 94292 
n_nop = 91763 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 333 
n_pre = 317 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 650 
issued_total_col = 1908 
Row_Bus_Util =  0.006893 
CoL_Bus_Util = 0.020235 
Either_Row_CoL_Bus_Util = 0.026821 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.011467 
queue_avg = 2.293906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.29391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91701 n_act=376 n_pre=360 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.01997
n_activity=42819 dram_eff=0.04398
bk0: 30a 86566i bk1: 26a 86722i bk2: 46a 86707i bk3: 42a 85109i bk4: 61a 82338i bk5: 53a 81519i bk6: 52a 85407i bk7: 55a 83313i bk8: 38a 83330i bk9: 39a 86673i bk10: 33a 85397i bk11: 34a 88042i bk12: 24a 91036i bk13: 20a 89750i bk14: 21a 90014i bk15: 23a 90355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800319
Row_Buffer_Locality_read = 0.631491
Row_Buffer_Locality_write = 0.878694
Bank_Level_Parallism = 3.552002
Bank_Level_Parallism_Col = 2.466911
Bank_Level_Parallism_Ready = 1.190653
write_to_read_ratio_blp_rw_average = 0.547456
GrpLevelPara = 1.933627 

BW Util details:
bwutil = 0.019970 
total_CMD = 94292 
util_bw = 1883 
Wasted_Col = 29053 
Wasted_Row = 5178 
Idle = 58178 

BW Util Bottlenecks: 
RCDc_limit = 20639 
RCDWRc_limit = 12262 
WTRc_limit = 16834 
RTWc_limit = 13186 
CCDLc_limit = 25760 
rwq = 0 
CCDLc_limit_alone = 21270 
WTRc_limit_alone = 13626 
RTWc_limit_alone = 11904 

Commands details: 
total_CMD = 94292 
n_nop = 91701 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 376 
n_pre = 360 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 736 
issued_total_col = 1883 
Row_Bus_Util =  0.007806 
CoL_Bus_Util = 0.019970 
Either_Row_CoL_Bus_Util = 0.027478 
Issued_on_Two_Bus_Simul_Util = 0.000297 
issued_two_Eff = 0.010807 
queue_avg = 2.421658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.42166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91670 n_act=373 n_pre=357 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.02055
n_activity=42124 dram_eff=0.04601
bk0: 42a 86223i bk1: 38a 85126i bk2: 42a 87107i bk3: 43a 87747i bk4: 45a 85482i bk5: 46a 85781i bk6: 46a 83169i bk7: 47a 87014i bk8: 43a 85423i bk9: 46a 84117i bk10: 25a 87130i bk11: 23a 86652i bk12: 29a 90053i bk13: 30a 89105i bk14: 50a 85840i bk15: 46a 87830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807534
Row_Buffer_Locality_read = 0.641186
Row_Buffer_Locality_write = 0.889746
Bank_Level_Parallism = 3.497270
Bank_Level_Parallism_Col = 2.462190
Bank_Level_Parallism_Ready = 1.191950
write_to_read_ratio_blp_rw_average = 0.550087
GrpLevelPara = 1.916132 

BW Util details:
bwutil = 0.020553 
total_CMD = 94292 
util_bw = 1938 
Wasted_Col = 29772 
Wasted_Row = 4550 
Idle = 58032 

BW Util Bottlenecks: 
RCDc_limit = 21546 
RCDWRc_limit = 11270 
WTRc_limit = 11386 
RTWc_limit = 18965 
CCDLc_limit = 25783 
rwq = 0 
CCDLc_limit_alone = 21580 
WTRc_limit_alone = 9117 
RTWc_limit_alone = 17031 

Commands details: 
total_CMD = 94292 
n_nop = 91670 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 373 
n_pre = 357 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 1938 
Row_Bus_Util =  0.007742 
CoL_Bus_Util = 0.020553 
Either_Row_CoL_Bus_Util = 0.027807 
Issued_on_Two_Bus_Simul_Util = 0.000488 
issued_two_Eff = 0.017544 
queue_avg = 2.134773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.13477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91587 n_act=406 n_pre=390 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.02078
n_activity=43426 dram_eff=0.04511
bk0: 57a 81811i bk1: 54a 83365i bk2: 38a 88318i bk3: 39a 87606i bk4: 52a 81117i bk5: 52a 81720i bk6: 54a 85084i bk7: 51a 85250i bk8: 58a 82701i bk9: 54a 82721i bk10: 28a 87349i bk11: 31a 87507i bk12: 18a 90724i bk13: 20a 90507i bk14: 31a 87360i bk15: 31a 89036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792751
Row_Buffer_Locality_read = 0.624251
Row_Buffer_Locality_write = 0.879938
Bank_Level_Parallism = 3.715217
Bank_Level_Parallism_Col = 2.596746
Bank_Level_Parallism_Ready = 1.211843
write_to_read_ratio_blp_rw_average = 0.534934
GrpLevelPara = 1.994964 

BW Util details:
bwutil = 0.020776 
total_CMD = 94292 
util_bw = 1959 
Wasted_Col = 29880 
Wasted_Row = 5428 
Idle = 57025 

BW Util Bottlenecks: 
RCDc_limit = 23534 
RCDWRc_limit = 12225 
WTRc_limit = 15643 
RTWc_limit = 18958 
CCDLc_limit = 26509 
rwq = 0 
CCDLc_limit_alone = 21636 
WTRc_limit_alone = 12435 
RTWc_limit_alone = 17293 

Commands details: 
total_CMD = 94292 
n_nop = 91587 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 1959 
Row_Bus_Util =  0.008442 
CoL_Bus_Util = 0.020776 
Either_Row_CoL_Bus_Util = 0.028687 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.018484 
queue_avg = 2.506713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.50671
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91643 n_act=386 n_pre=370 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.02049
n_activity=41142 dram_eff=0.04696
bk0: 37a 85875i bk1: 41a 86324i bk2: 38a 85981i bk3: 36a 86666i bk4: 49a 86362i bk5: 52a 83264i bk6: 62a 84492i bk7: 63a 83746i bk8: 46a 85768i bk9: 44a 86166i bk10: 34a 86758i bk11: 28a 87895i bk12: 27a 89616i bk13: 21a 90080i bk14: 33a 88532i bk15: 30a 89624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800207
Row_Buffer_Locality_read = 0.642746
Row_Buffer_Locality_write = 0.878389
Bank_Level_Parallism = 3.402089
Bank_Level_Parallism_Col = 2.332891
Bank_Level_Parallism_Ready = 1.154244
write_to_read_ratio_blp_rw_average = 0.538822
GrpLevelPara = 1.900686 

BW Util details:
bwutil = 0.020490 
total_CMD = 94292 
util_bw = 1932 
Wasted_Col = 29770 
Wasted_Row = 4586 
Idle = 58004 

BW Util Bottlenecks: 
RCDc_limit = 21618 
RCDWRc_limit = 12291 
WTRc_limit = 11590 
RTWc_limit = 14651 
CCDLc_limit = 24614 
rwq = 0 
CCDLc_limit_alone = 21003 
WTRc_limit_alone = 9179 
RTWc_limit_alone = 13451 

Commands details: 
total_CMD = 94292 
n_nop = 91643 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 1932 
Row_Bus_Util =  0.008018 
CoL_Bus_Util = 0.020490 
Either_Row_CoL_Bus_Util = 0.028094 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.014723 
queue_avg = 2.059019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.05902
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91712 n_act=364 n_pre=348 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.02012
n_activity=42951 dram_eff=0.04417
bk0: 25a 87709i bk1: 26a 86874i bk2: 36a 86676i bk3: 43a 87823i bk4: 44a 84422i bk5: 42a 84517i bk6: 58a 83135i bk7: 56a 82314i bk8: 39a 86705i bk9: 35a 86589i bk10: 24a 86094i bk11: 21a 87925i bk12: 29a 89404i bk13: 36a 88974i bk14: 46a 87957i bk15: 42a 87601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808118
Row_Buffer_Locality_read = 0.641196
Row_Buffer_Locality_write = 0.885714
Bank_Level_Parallism = 3.452012
Bank_Level_Parallism_Col = 2.451371
Bank_Level_Parallism_Ready = 1.183975
write_to_read_ratio_blp_rw_average = 0.553578
GrpLevelPara = 1.935478 

BW Util details:
bwutil = 0.020118 
total_CMD = 94292 
util_bw = 1897 
Wasted_Col = 29815 
Wasted_Row = 4745 
Idle = 57835 

BW Util Bottlenecks: 
RCDc_limit = 20441 
RCDWRc_limit = 11690 
WTRc_limit = 12496 
RTWc_limit = 20150 
CCDLc_limit = 23752 
rwq = 0 
CCDLc_limit_alone = 20415 
WTRc_limit_alone = 10415 
RTWc_limit_alone = 18894 

Commands details: 
total_CMD = 94292 
n_nop = 91712 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 364 
n_pre = 348 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1897 
Row_Bus_Util =  0.007551 
CoL_Bus_Util = 0.020118 
Either_Row_CoL_Bus_Util = 0.027362 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.011240 
queue_avg = 2.341694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.34169
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91721 n_act=361 n_pre=345 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.02013
n_activity=41777 dram_eff=0.04543
bk0: 29a 85916i bk1: 30a 88658i bk2: 44a 84517i bk3: 46a 87164i bk4: 53a 85509i bk5: 51a 83892i bk6: 45a 83860i bk7: 46a 85029i bk8: 28a 88370i bk9: 37a 88186i bk10: 28a 86511i bk11: 27a 85274i bk12: 38a 88938i bk13: 38a 89266i bk14: 37a 87786i bk15: 43a 87928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809800
Row_Buffer_Locality_read = 0.651613
Row_Buffer_Locality_write = 0.886541
Bank_Level_Parallism = 3.458020
Bank_Level_Parallism_Col = 2.502500
Bank_Level_Parallism_Ready = 1.217071
write_to_read_ratio_blp_rw_average = 0.518997
GrpLevelPara = 1.901020 

BW Util details:
bwutil = 0.020129 
total_CMD = 94292 
util_bw = 1898 
Wasted_Col = 28173 
Wasted_Row = 5720 
Idle = 58501 

BW Util Bottlenecks: 
RCDc_limit = 20213 
RCDWRc_limit = 11377 
WTRc_limit = 17101 
RTWc_limit = 12017 
CCDLc_limit = 25853 
rwq = 0 
CCDLc_limit_alone = 21640 
WTRc_limit_alone = 13675 
RTWc_limit_alone = 11230 

Commands details: 
total_CMD = 94292 
n_nop = 91721 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 361 
n_pre = 345 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 1898 
Row_Bus_Util =  0.007487 
CoL_Bus_Util = 0.020129 
Either_Row_CoL_Bus_Util = 0.027266 
Issued_on_Two_Bus_Simul_Util = 0.000350 
issued_two_Eff = 0.012835 
queue_avg = 2.435488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.43549
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91709 n_act=364 n_pre=348 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.02022
n_activity=41623 dram_eff=0.04582
bk0: 30a 87916i bk1: 33a 87202i bk2: 51a 85801i bk3: 43a 85971i bk4: 56a 83017i bk5: 51a 85587i bk6: 55a 85800i bk7: 52a 83092i bk8: 33a 87228i bk9: 38a 86420i bk10: 49a 83785i bk11: 46a 84582i bk12: 24a 91016i bk13: 22a 88837i bk14: 21a 89315i bk15: 23a 89952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809124
Row_Buffer_Locality_read = 0.650718
Row_Buffer_Locality_write = 0.886719
Bank_Level_Parallism = 3.428407
Bank_Level_Parallism_Col = 2.445491
Bank_Level_Parallism_Ready = 1.168852
write_to_read_ratio_blp_rw_average = 0.505956
GrpLevelPara = 1.969238 

BW Util details:
bwutil = 0.020224 
total_CMD = 94292 
util_bw = 1907 
Wasted_Col = 30007 
Wasted_Row = 4563 
Idle = 57815 

BW Util Bottlenecks: 
RCDc_limit = 20607 
RCDWRc_limit = 11442 
WTRc_limit = 19219 
RTWc_limit = 14132 
CCDLc_limit = 25961 
rwq = 0 
CCDLc_limit_alone = 20682 
WTRc_limit_alone = 14933 
RTWc_limit_alone = 13139 

Commands details: 
total_CMD = 94292 
n_nop = 91709 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 364 
n_pre = 348 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1907 
Row_Bus_Util =  0.007551 
CoL_Bus_Util = 0.020224 
Either_Row_CoL_Bus_Util = 0.027394 
Issued_on_Two_Bus_Simul_Util = 0.000382 
issued_two_Eff = 0.013937 
queue_avg = 2.370085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=2.37008
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91692 n_act=366 n_pre=350 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.02045
n_activity=40551 dram_eff=0.04755
bk0: 45a 86758i bk1: 32a 86507i bk2: 46a 85151i bk3: 42a 87986i bk4: 63a 84996i bk5: 59a 83061i bk6: 47a 84125i bk7: 51a 85744i bk8: 43a 85646i bk9: 42a 83617i bk10: 32a 86879i bk11: 34a 84885i bk12: 23a 89816i bk13: 20a 89668i bk14: 31a 90415i bk15: 31a 89740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810166
Row_Buffer_Locality_read = 0.653666
Row_Buffer_Locality_write = 0.888112
Bank_Level_Parallism = 3.628344
Bank_Level_Parallism_Col = 2.479875
Bank_Level_Parallism_Ready = 1.218361
write_to_read_ratio_blp_rw_average = 0.545435
GrpLevelPara = 1.981998 

BW Util details:
bwutil = 0.020447 
total_CMD = 94292 
util_bw = 1928 
Wasted_Col = 28519 
Wasted_Row = 4171 
Idle = 59674 

BW Util Bottlenecks: 
RCDc_limit = 20857 
RCDWRc_limit = 11358 
WTRc_limit = 11871 
RTWc_limit = 17410 
CCDLc_limit = 25875 
rwq = 0 
CCDLc_limit_alone = 21972 
WTRc_limit_alone = 9519 
RTWc_limit_alone = 15859 

Commands details: 
total_CMD = 94292 
n_nop = 91692 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 366 
n_pre = 350 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 716 
issued_total_col = 1928 
Row_Bus_Util =  0.007593 
CoL_Bus_Util = 0.020447 
Either_Row_CoL_Bus_Util = 0.027574 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.016923 
queue_avg = 2.609670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.60967
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91724 n_act=345 n_pre=329 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.02054
n_activity=42912 dram_eff=0.04514
bk0: 39a 87131i bk1: 37a 87926i bk2: 48a 87557i bk3: 41a 89208i bk4: 55a 83161i bk5: 60a 85132i bk6: 39a 87730i bk7: 41a 84518i bk8: 39a 85246i bk9: 46a 87273i bk10: 25a 88182i bk11: 28a 87187i bk12: 32a 89031i bk13: 33a 88872i bk14: 43a 87764i bk15: 43a 87891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821890
Row_Buffer_Locality_read = 0.670262
Row_Buffer_Locality_write = 0.898292
Bank_Level_Parallism = 3.305037
Bank_Level_Parallism_Col = 2.396713
Bank_Level_Parallism_Ready = 1.175013
write_to_read_ratio_blp_rw_average = 0.558753
GrpLevelPara = 1.922061 

BW Util details:
bwutil = 0.020543 
total_CMD = 94292 
util_bw = 1937 
Wasted_Col = 28482 
Wasted_Row = 4921 
Idle = 58952 

BW Util Bottlenecks: 
RCDc_limit = 20035 
RCDWRc_limit = 10393 
WTRc_limit = 12547 
RTWc_limit = 16364 
CCDLc_limit = 24758 
rwq = 0 
CCDLc_limit_alone = 20556 
WTRc_limit_alone = 9878 
RTWc_limit_alone = 14831 

Commands details: 
total_CMD = 94292 
n_nop = 91724 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 345 
n_pre = 329 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 1937 
Row_Bus_Util =  0.007148 
CoL_Bus_Util = 0.020543 
Either_Row_CoL_Bus_Util = 0.027235 
Issued_on_Two_Bus_Simul_Util = 0.000456 
issued_two_Eff = 0.016745 
queue_avg = 2.173546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.17355
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91744 n_act=349 n_pre=333 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02015
n_activity=41994 dram_eff=0.04524
bk0: 36a 88744i bk1: 32a 88368i bk2: 30a 86454i bk3: 39a 88232i bk4: 46a 87252i bk5: 54a 84333i bk6: 63a 82397i bk7: 59a 86165i bk8: 46a 85162i bk9: 46a 84886i bk10: 31a 84955i bk11: 29a 86250i bk12: 25a 89685i bk13: 23a 90888i bk14: 31a 88957i bk15: 31a 89158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816316
Row_Buffer_Locality_read = 0.660225
Row_Buffer_Locality_write = 0.892103
Bank_Level_Parallism = 3.303348
Bank_Level_Parallism_Col = 2.381973
Bank_Level_Parallism_Ready = 1.167895
write_to_read_ratio_blp_rw_average = 0.543485
GrpLevelPara = 1.922527 

BW Util details:
bwutil = 0.020150 
total_CMD = 94292 
util_bw = 1900 
Wasted_Col = 28962 
Wasted_Row = 5067 
Idle = 58363 

BW Util Bottlenecks: 
RCDc_limit = 19771 
RCDWRc_limit = 10881 
WTRc_limit = 12596 
RTWc_limit = 15133 
CCDLc_limit = 24755 
rwq = 0 
CCDLc_limit_alone = 20537 
WTRc_limit_alone = 9688 
RTWc_limit_alone = 13823 

Commands details: 
total_CMD = 94292 
n_nop = 91744 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 349 
n_pre = 333 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 682 
issued_total_col = 1900 
Row_Bus_Util =  0.007233 
CoL_Bus_Util = 0.020150 
Either_Row_CoL_Bus_Util = 0.027022 
Issued_on_Two_Bus_Simul_Util = 0.000361 
issued_two_Eff = 0.013344 
queue_avg = 2.216604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.2166
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91784 n_act=334 n_pre=318 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.02021
n_activity=41377 dram_eff=0.04606
bk0: 32a 87248i bk1: 35a 86960i bk2: 45a 87517i bk3: 45a 86417i bk4: 39a 87304i bk5: 44a 86173i bk6: 60a 85586i bk7: 56a 85431i bk8: 33a 88140i bk9: 31a 86723i bk10: 36a 84120i bk11: 31a 87562i bk12: 34a 90774i bk13: 31a 89511i bk14: 38a 88947i bk15: 45a 87983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824764
Row_Buffer_Locality_read = 0.672441
Row_Buffer_Locality_write = 0.900865
Bank_Level_Parallism = 3.302635
Bank_Level_Parallism_Col = 2.452186
Bank_Level_Parallism_Ready = 1.219307
write_to_read_ratio_blp_rw_average = 0.550530
GrpLevelPara = 1.883572 

BW Util details:
bwutil = 0.020214 
total_CMD = 94292 
util_bw = 1906 
Wasted_Col = 27432 
Wasted_Row = 5235 
Idle = 59719 

BW Util Bottlenecks: 
RCDc_limit = 19491 
RCDWRc_limit = 9932 
WTRc_limit = 11418 
RTWc_limit = 16415 
CCDLc_limit = 24996 
rwq = 0 
CCDLc_limit_alone = 21611 
WTRc_limit_alone = 8972 
RTWc_limit_alone = 15476 

Commands details: 
total_CMD = 94292 
n_nop = 91784 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 1906 
Row_Bus_Util =  0.006915 
CoL_Bus_Util = 0.020214 
Either_Row_CoL_Bus_Util = 0.026598 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.019936 
queue_avg = 1.894095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.89409
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91664 n_act=382 n_pre=366 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.02057
n_activity=41830 dram_eff=0.04638
bk0: 47a 83254i bk1: 51a 85191i bk2: 43a 87977i bk3: 46a 87903i bk4: 42a 85379i bk5: 43a 84907i bk6: 49a 83337i bk7: 46a 81781i bk8: 43a 86007i bk9: 39a 86989i bk10: 21a 88009i bk11: 22a 88041i bk12: 30a 88298i bk13: 38a 86779i bk14: 52a 86185i bk15: 46a 86203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803093
Row_Buffer_Locality_read = 0.647416
Row_Buffer_Locality_write = 0.882995
Bank_Level_Parallism = 3.679006
Bank_Level_Parallism_Col = 2.619973
Bank_Level_Parallism_Ready = 1.213402
write_to_read_ratio_blp_rw_average = 0.524726
GrpLevelPara = 2.024688 

BW Util details:
bwutil = 0.020574 
total_CMD = 94292 
util_bw = 1940 
Wasted_Col = 29543 
Wasted_Row = 5041 
Idle = 57768 

BW Util Bottlenecks: 
RCDc_limit = 21687 
RCDWRc_limit = 11832 
WTRc_limit = 18967 
RTWc_limit = 17120 
CCDLc_limit = 26673 
rwq = 0 
CCDLc_limit_alone = 21426 
WTRc_limit_alone = 14986 
RTWc_limit_alone = 15854 

Commands details: 
total_CMD = 94292 
n_nop = 91664 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 382 
n_pre = 366 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 748 
issued_total_col = 1940 
Row_Bus_Util =  0.007933 
CoL_Bus_Util = 0.020574 
Either_Row_CoL_Bus_Util = 0.027871 
Issued_on_Two_Bus_Simul_Util = 0.000636 
issued_two_Eff = 0.022831 
queue_avg = 2.667904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.6679
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94292 n_nop=91691 n_act=358 n_pre=342 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.02042
n_activity=44718 dram_eff=0.04305
bk0: 47a 86871i bk1: 48a 85377i bk2: 41a 87114i bk3: 36a 88355i bk4: 53a 85848i bk5: 55a 83503i bk6: 56a 84174i bk7: 53a 83580i bk8: 55a 83797i bk9: 56a 84752i bk10: 28a 85807i bk11: 27a 89509i bk12: 18a 90289i bk13: 18a 90828i bk14: 34a 89245i bk15: 27a 89094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814026
Row_Buffer_Locality_read = 0.671779
Row_Buffer_Locality_write = 0.886881
Bank_Level_Parallism = 3.345006
Bank_Level_Parallism_Col = 2.473007
Bank_Level_Parallism_Ready = 1.204156
write_to_read_ratio_blp_rw_average = 0.535261
GrpLevelPara = 1.907013 

BW Util details:
bwutil = 0.020415 
total_CMD = 94292 
util_bw = 1925 
Wasted_Col = 28381 
Wasted_Row = 6302 
Idle = 57684 

BW Util Bottlenecks: 
RCDc_limit = 20077 
RCDWRc_limit = 11360 
WTRc_limit = 12803 
RTWc_limit = 14709 
CCDLc_limit = 26730 
rwq = 0 
CCDLc_limit_alone = 22432 
WTRc_limit_alone = 9713 
RTWc_limit_alone = 13501 

Commands details: 
total_CMD = 94292 
n_nop = 91691 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 358 
n_pre = 342 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 700 
issued_total_col = 1925 
Row_Bus_Util =  0.007424 
CoL_Bus_Util = 0.020415 
Either_Row_CoL_Bus_Util = 0.027585 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.009227 
queue_avg = 2.483297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.4833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 969, Miss_rate = 0.771, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 961, Miss_rate = 0.783, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 978, Miss_rate = 0.754, Pending_hits = 38, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 982, Miss_rate = 0.787, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 954, Miss_rate = 0.815, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 954, Miss_rate = 0.756, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 963, Miss_rate = 0.793, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 920, Miss_rate = 0.786, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 974, Miss_rate = 0.774, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 964, Miss_rate = 0.793, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 979, Miss_rate = 0.764, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 980, Miss_rate = 0.782, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 951, Miss_rate = 0.780, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 981, Miss_rate = 0.789, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 958, Miss_rate = 0.800, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 939, Miss_rate = 0.786, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 943, Miss_rate = 0.794, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 955, Miss_rate = 0.766, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 954, Miss_rate = 0.796, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 953, Miss_rate = 0.791, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 962, Miss_rate = 0.773, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 966, Miss_rate = 0.789, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 972, Miss_rate = 0.765, Pending_hits = 39, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 965, Miss_rate = 0.783, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 952, Miss_rate = 0.791, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 948, Miss_rate = 0.787, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 959, Miss_rate = 0.784, Pending_hits = 41, Reservation_fails = 390
L2_cache_bank[27]: Access = 1210, Miss = 947, Miss_rate = 0.783, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 967, Miss_rate = 0.766, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 973, Miss_rate = 0.801, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 958, Miss_rate = 0.755, Pending_hits = 42, Reservation_fails = 773
L2_cache_bank[31]: Access = 1232, Miss = 967, Miss_rate = 0.785, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7816
L2_total_cache_pending_hits = 1000
L2_total_cache_reservation_fails = 3130
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1000
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3130
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 16163
Req_Network_injected_packets_per_cycle =       2.4340 
Req_Network_conflicts_per_cycle =       0.4006
Req_Network_conflicts_per_cycle_util =       0.8173
Req_Bank_Level_Parallism =       4.9660
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0787
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0770

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 16163
Reply_Network_injected_packets_per_cycle =        2.4340
Reply_Network_conflicts_per_cycle =        2.3744
Reply_Network_conflicts_per_cycle_util =       4.7929
Reply_Bank_Level_Parallism =       4.9133
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4653
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0641
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 1093278 (inst/sec)
gpgpu_simulation_rate = 2693 (cycle/sec)
gpgpu_silicon_slowdown = 445599x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
