_:0.0180531897673
errors:0.0147725010165
verification:0.0140896265471
ssl:0.0126691785396
coverage:0.0110584804906
boes:0.00994500408401
cssl1:0.00994500408401
bses:0.00994500408401
verilog:0.00844611902637
microprocessor:0.00736477983784
bse:0.00735582434206
microprocessors:0.00730382072065
mses:0.00723273024291
asaad:0.00689863080172
wrong:0.00667336662943
gate:0.00656270039395
bus:0.00650354652902
hayes:0.00603133203652
missing:0.00599346091478
mudge:0.00572859518574
campenhout:0.00572119671049
tests:0.00542992281968
error:0.00536647005503
modeled:0.00533210484944
dominated:0.00524021274987
category:0.00518976074684
y3:0.00511311800921
rtl:0.00494337408135
c880:0.0049171332771
boe:0.0049171332771
error models:0.0299994900247
design errors:0.0283967956887
design error:0.025339897361
design verification:0.0238862060439
actual design:0.0213361041975
test generation:0.0184808237946
actual error:0.0183986497863
modeled error:0.0168461039102
dominated modeled:0.011891367466
basic error:0.0114438246147
modeled errors:0.0108504523494
actual errors:0.0108504523494
error modeling:0.0106264085708
microprocessors via:0.00904204362451
via error:0.00899157648295
physical fault:0.00891852559949
lc 2:0.00891852559949
verification methodology:0.00853444167899
al asaad:0.00813783926206
verification of:0.00796316867214
mudge and:0.00792757831066
of microprocessors:0.00772789019066
p hayes:0.00766610407762
hayes t:0.00723363489961
asaad j:0.00723363489961
coverage of:0.00710184839941
errors are:0.00707964325134
the lc:0.00693663102183
ssl errors:0.00693663102183
complete test:0.00672555687364
actual design errors:0.0156271131319
via error modeling:0.0105057577502
basic error models:0.0104180754213
verification of microprocessors:0.00994749220112
design verification of:0.00994749220112
microprocessors via error:0.00955068886383
level design verification:0.00955068886383
of microprocessors via:0.00955068886383
the actual error:0.0089927012736
t mudge and:0.008334460337
mudge and r:0.008334460337
dominated modeled error:0.008334460337
of actual design:0.008334460337
high level design:0.00815697370327
asaad j p:0.00764055109106
r b brown:0.00764055109106
j p hayes:0.00764055109106
p hayes t:0.00764055109106
hayes t mudge:0.00764055109106
al asaad j:0.00764055109106
coverage of actual:0.00729265279488
actual design error:0.00729265279488
the lc 2:0.00729265279488
design errors are:0.00668548220468
physical fault testing:0.00625084525275
of error instances:0.00625084525275
hardware design verification:0.00625084525275
design error models:0.00625084525275
and r b:0.00593234451147
the actual design:0.0057304133183
