# AES128-chisel-verilog
AES128 encoder/decoder hardware code implemented by chisel language , with 11 stage pipeline
source code only repository
