Source Block: hdl/library/prcfg/qpsk/prcfg_dac.v@76:86@HdlIdDef

  reg               dst_dac_dunf   = 0;
  reg     [31:0]    dst_dac_ddata  = 0;
  reg               dst_dac_dvalid = 0;
  reg               src_dac_drd    = 0;
  reg     [ 1:0]    pn_data        = 0;

  wire    [ 1:0]    dac_data;
  wire    [15:0]    dac_data_fltr_i;
  wire    [15:0]    dac_data_fltr_q;


Diff Content:
- 81   reg     [ 1:0]    pn_data        = 0;
+ 81   reg     [ 7:0]    pn_data        = 8'hF2;
+ 81   reg     [31:0]    status         = 0;

Clone Blocks:
Clone Blocks 1:
hdl/library/prcfg/qpsk/prcfg_dac.v@80:90
  reg               src_dac_drd    = 0;
  reg     [ 1:0]    pn_data        = 0;

  wire    [ 1:0]    dac_data;
  wire    [15:0]    dac_data_fltr_i;
  wire    [15:0]    dac_data_fltr_q;

  wire    [ 3:0]    mode;

  wire    [31:0]    dac_data_mode0;
  wire    [31:0]    dac_data_mode1_2;

Clone Blocks 2:
hdl/library/prcfg/qpsk/prcfg_dac.v@78:88
  reg     [31:0]    dst_dac_ddata  = 0;
  reg               dst_dac_dvalid = 0;
  reg               src_dac_drd    = 0;
  reg     [ 1:0]    pn_data        = 0;

  wire    [ 1:0]    dac_data;
  wire    [15:0]    dac_data_fltr_i;
  wire    [15:0]    dac_data_fltr_q;

  wire    [ 3:0]    mode;


Clone Blocks 3:
hdl/library/prcfg/qpsk/prcfg_dac.v@79:89
  reg               dst_dac_dvalid = 0;
  reg               src_dac_drd    = 0;
  reg     [ 1:0]    pn_data        = 0;

  wire    [ 1:0]    dac_data;
  wire    [15:0]    dac_data_fltr_i;
  wire    [15:0]    dac_data_fltr_q;

  wire    [ 3:0]    mode;

  wire    [31:0]    dac_data_mode0;

Clone Blocks 4:
hdl/library/prcfg/qpsk/prcfg_dac.v@74:84
  output  [31:0]    dst_dac_ddata;
  output            dst_dac_dunf;

  reg               dst_dac_dunf   = 0;
  reg     [31:0]    dst_dac_ddata  = 0;
  reg               dst_dac_dvalid = 0;
  reg               src_dac_drd    = 0;
  reg     [ 1:0]    pn_data        = 0;

  wire    [ 1:0]    dac_data;
  wire    [15:0]    dac_data_fltr_i;

