
/*
CPU name (
    .rst(),
    .clk(),
    .instr(),   //æŒ‡ä»¤ç”±IMç»™å‡º
    .data_from_DM(),  //from DM
    //out
    .pc_out(),
    .read_en_DM(),
    .write_en_DM(),
    .addr_DM(),
    .data_to_DM()
    
    .control_reg(),
    .data_reg_counter()
    )
 */

module CPU (
    input rst,     //å¤ä½
    input clk,     //æ—¶é’Ÿ
    input [31:0]instr,     //æŒ‡ä»¤ç”±IMæ?
    input [31:0]data_from_DM,  //æ•°æ®è¾“å…¥ï¼Œç”±DMæ?
    //input clk_RF,         // å¯„å­˜å™¨çš„æ—¶é’Ÿï¼ˆéœ€è¦ä¸åŒæ—¶é’ŸåŸŸå—ï¼Ÿï¼?

    output   [31:0] pc_out,       //éœ?è¦å¼•å‡ºPCçš„å?¼ï¼ŒDMçš„æ§åˆ¶ï¼ˆè¯»å†™ä¿¡å·ï¼‰ï¼ŒDMçš„ADDRï¼ŒDMçš„data_from_DM
    output   read_en_DM,
    output   write_en_DM,
    output   [31:0]addr_DM,
    output   [31:0]data_to_DM,

    /********************************ports for peripherals****************/
    output  wire [31:0] control_reg, //15å·å¯„å­˜å™¨
    output  wire [31:0] data_reg_counter

    /****************************end of ports for peripherals*********************/
    );

/*
///wires for peripherals//
wire [31:0] control_reg;
wire [31:0] data_reg_counter; //data reg for counter_timer

///ports for counter_timer//
wire work = control_reg[0];   
wire mode_choose = control_reg[1];
wire rst_soft = control_reg[2];
/*


/****************end of wires for peripherals*******************/

reg [1:0] pc_enable;

always @ (posedge clk or posedge rst)begin
    if(rst == 1 || pc_enable==2) pc_enable<=0;
    else pc_enable<=pc_enable+1;
end

//ç¡®å®šPCä¸‹ä¸€ä¸ªå??
reg [31:0] pc;
reg [31:0] pc_next;
reg [31:0]pc_jump;
reg [31:0]pc_branch;
reg [31:0]pc_4;


//æŒ‡ä»¤ä»æŒ‡ä»¤å¯„å­˜å™¨æ‰“å‡ºæ¥åè¦åˆ†ä¸?4ä¸ªéƒ¨åˆ?
wire [5:0] op;    //31-16
wire [4:0] rs;    //25-21
wire [4:0] rt;    //20-16
wire [4:0] rd;    //15-11 
wire [4:0] shamt; //10-6
wire [5:0] funct; //5-0

wire [15:0] offset;  //15-0
assign offset = {rd,shamt,funct};
wire [25:0] jump_addr; //25-0
assign jump_addr = {rs,rt,rd,shamt,funct};

//ports from control unit///
wire Shamt_op;
wire RegDst;
wire ALUScr;
wire MemtoReg;
wire RegWrite;
wire MemRead;
wire MemWrite;
wire Branch;
wire Branch_bne;
wire [1:0]ALUOp;
wire Jump;
wire Jal;
///end of ports from control unit//

/////ALUpoart/////////////
wire [31:0] rs_o;
wire [31:0] rt_o;
wire [31:0] ALUscr1;                        //ALUscr1 æ—¶é’Ÿä¸ºRFçš?1å·è¾“å‡?
wire [31:0] ALUscr2;                    
assign ALUscr1 =( Shamt_op == 1? {31'h0,shamt} :rs_o ) ;          //ç¡®å®šALUscr1çš„æ¥æº?
assign ALUscr2 =( ALUScr == 1? ( { {16{offset[15]}},offset  }): rt_o ) ;   //ç¡®å®šALUscr2æ¥æº
wire [31:0] ALU_out;
wire zero_tag;
wire [3:0] ALUcontr;
wire jr_tag;     
///////////END of ALU ports/////////////

wire [31:0] data_o_from_DM;

assign   data_o_from_DM = data_from_DM;
assign {op,rs,rt,rd,shamt,funct} = instr;

assign pc_out = pc;
assign read_en_DM =MemRead ;
assign write_en_DM =MemWrite ;
assign addr_DM =ALU_out ;
assign data_to_DM = rt_o ;




always @ (*)begin
    pc_4      <=  pc +1;
    pc_jump   <=  ({ pc_4[31:28],jump_addr,2'b00} >> 2 ); 
    pc_branch <=  pc + 1 +( { {14{offset[15]}},offset,2'b00} >> 2 );
end

always @(*)begin
    case({((Branch&&zero_tag)||(Branch_bne&&(~zero_tag))),(Jump&&Jal)})  //Jump = 0åˆ™æ— æ¡ä»¶è·³è½¬
    2'b00:pc_next <= pc_jump;
    2'b01:pc_next <= pc_4;
    2'b10:pc_next <= pc_jump;
    2'b11:pc_next <= pc_branch;
  endcase
end

always @(posedge clk or posedge rst)begin
    if(rst) pc<=0;
    else if((pc_enable == 2)&&(jr_tag==0)) pc<=pc_next;
    else if ((jr_tag==1) && (pc_enable == 2)  )pc<=rs_o;
end

/*
//ä¾‹åŒ–æŒ‡ä»¤å¯„å­˜å™?
IM U1_IM (
    //in
    .clk_IM(), //ä¸å’ŒCPUå…±ç”¨æ—¶é’Ÿï¼Œç†è®ºä¸Šæ¯”CPUè¦å¿«
    .write_en(),
    .read_en(1'b1),
    .addr_ins(),
    .instruction(),

    .pc(pc),
    //out
    .instr({op,rs,rt,rd,shamt,funct})
    );
 
//ä¾‹åŒ–æ§åˆ¶å•å…ƒ
*//*
counter_timer U1_counter (
    .clk(clk),
    .rst(rst),
    .rst_soft(rst_soft),
    .work(work),
    .mode_choose(mode_choose),
    .data_in(data_reg_counter),

    .full_tag_counter(full_tag_counter),
    .zero_tag_timer(zero_tag_timer)
    );
*/


control_unit U2_CU (
    .op(op),
    .funct(funct),
    .control_o({Shamt_op,RegDst,ALUScr,MemtoReg,RegWrite,MemRead,MemWrite,Branch,Branch_bne,ALUOp,Jump,Jal})
    );


//ä¾‹åŒ–regfile
regfile U3_RF (
    .rst(rst),
    .clk_RF(clk),
    .i_write_enable(RegWrite&&(pc_enable == 1)),
    .i_rs_num(rs),
    .i_rt_num(rt),
    .i_wr_num((RegDst == 1?rd:(Jal == 0?5'b11111:rt))),   //å†™å…¥çš„å· RD RT å’? JALæ—¶çš„ $raé€?1
    .i_data_rf( (MemtoReg == 1? data_o_from_DM : (Jal == 0? pc_4:ALU_out))  ),  //DM.ALU_out,Jalçš„pc+4é€‰ä¸€ï¼?
    .rs_o(rs_o),
    .rt_o(rt_o),

    .control_reg(control_reg),
    .data_reg_counter(data_reg_counter)
    );


ALU U4_ALU (
  .op1_i(ALUscr1),
  .op2_i(ALUscr2),
  .ALUcontr(ALUcontr),  //ç”±ALUcontrå¼•å‡º
  //out
  .result_o( ALU_out ),
  .zero_tag( zero_tag ),
  .jr_tag(jr_tag)
  );



ALU_control U5_ALUCT (
    .func(funct),
    .ALUop(ALUOp),
    .ALUcontr_o(ALUcontr)
    );
/*
DM U6_DM(
    .clk_DM(), //ä¸CPUä¸ä¸€æ ?
    .addr_i(ALU_out), 
    .re_i(MemRead),
    .wr_i(MemWrite),
    .data_i(rt_o),
    .data_o(data_o_from_DM)
    );
    */

endmodule