// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _clone_vec_ap_uint_16_edge_index_config_2_HH_
#define _clone_vec_ap_uint_16_edge_index_config_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct clone_vec_ap_uint_16_edge_index_config_2 : public sc_module {
    // Port declarations 799
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > IN_0_0_V_read;
    sc_in< sc_lv<16> > IN_0_1_V_read;
    sc_in< sc_lv<16> > IN_0_2_V_read;
    sc_in< sc_lv<16> > IN_0_3_V_read;
    sc_in< sc_lv<16> > IN_0_4_V_read;
    sc_in< sc_lv<16> > IN_0_5_V_read;
    sc_in< sc_lv<16> > IN_0_6_V_read;
    sc_in< sc_lv<16> > IN_0_7_V_read;
    sc_in< sc_lv<16> > IN_0_8_V_read;
    sc_in< sc_lv<16> > IN_0_9_V_read;
    sc_in< sc_lv<16> > IN_0_10_V_read;
    sc_in< sc_lv<16> > IN_0_11_V_read;
    sc_in< sc_lv<16> > IN_0_12_V_read;
    sc_in< sc_lv<16> > IN_1_0_V_read;
    sc_in< sc_lv<16> > IN_1_1_V_read;
    sc_in< sc_lv<16> > IN_1_2_V_read;
    sc_in< sc_lv<16> > IN_1_3_V_read;
    sc_in< sc_lv<16> > IN_1_4_V_read;
    sc_in< sc_lv<16> > IN_1_5_V_read;
    sc_in< sc_lv<16> > IN_1_6_V_read;
    sc_in< sc_lv<16> > IN_1_7_V_read;
    sc_in< sc_lv<16> > IN_1_8_V_read;
    sc_in< sc_lv<16> > IN_1_9_V_read;
    sc_in< sc_lv<16> > IN_1_10_V_read;
    sc_in< sc_lv<16> > IN_1_11_V_read;
    sc_in< sc_lv<16> > IN_1_12_V_read;
    sc_in< sc_lv<16> > IN_2_0_V_read;
    sc_in< sc_lv<16> > IN_2_1_V_read;
    sc_in< sc_lv<16> > IN_2_2_V_read;
    sc_in< sc_lv<16> > IN_2_3_V_read;
    sc_in< sc_lv<16> > IN_2_4_V_read;
    sc_in< sc_lv<16> > IN_2_5_V_read;
    sc_in< sc_lv<16> > IN_2_6_V_read;
    sc_in< sc_lv<16> > IN_2_7_V_read;
    sc_in< sc_lv<16> > IN_2_8_V_read;
    sc_in< sc_lv<16> > IN_2_9_V_read;
    sc_in< sc_lv<16> > IN_2_10_V_read;
    sc_in< sc_lv<16> > IN_2_11_V_read;
    sc_in< sc_lv<16> > IN_2_12_V_read;
    sc_in< sc_lv<16> > IN_3_0_V_read;
    sc_in< sc_lv<16> > IN_3_1_V_read;
    sc_in< sc_lv<16> > IN_3_2_V_read;
    sc_in< sc_lv<16> > IN_3_3_V_read;
    sc_in< sc_lv<16> > IN_3_4_V_read;
    sc_in< sc_lv<16> > IN_3_5_V_read;
    sc_in< sc_lv<16> > IN_3_6_V_read;
    sc_in< sc_lv<16> > IN_3_7_V_read;
    sc_in< sc_lv<16> > IN_3_8_V_read;
    sc_in< sc_lv<16> > IN_3_9_V_read;
    sc_in< sc_lv<16> > IN_3_10_V_read;
    sc_in< sc_lv<16> > IN_3_11_V_read;
    sc_in< sc_lv<16> > IN_3_12_V_read;
    sc_in< sc_lv<16> > IN_4_0_V_read;
    sc_in< sc_lv<16> > IN_4_1_V_read;
    sc_in< sc_lv<16> > IN_4_2_V_read;
    sc_in< sc_lv<16> > IN_4_3_V_read;
    sc_in< sc_lv<16> > IN_4_4_V_read;
    sc_in< sc_lv<16> > IN_4_5_V_read;
    sc_in< sc_lv<16> > IN_4_6_V_read;
    sc_in< sc_lv<16> > IN_4_7_V_read;
    sc_in< sc_lv<16> > IN_4_8_V_read;
    sc_in< sc_lv<16> > IN_4_9_V_read;
    sc_in< sc_lv<16> > IN_4_10_V_read;
    sc_in< sc_lv<16> > IN_4_11_V_read;
    sc_in< sc_lv<16> > IN_4_12_V_read;
    sc_in< sc_lv<16> > IN_5_0_V_read;
    sc_in< sc_lv<16> > IN_5_1_V_read;
    sc_in< sc_lv<16> > IN_5_2_V_read;
    sc_in< sc_lv<16> > IN_5_3_V_read;
    sc_in< sc_lv<16> > IN_5_4_V_read;
    sc_in< sc_lv<16> > IN_5_5_V_read;
    sc_in< sc_lv<16> > IN_5_6_V_read;
    sc_in< sc_lv<16> > IN_5_7_V_read;
    sc_in< sc_lv<16> > IN_5_8_V_read;
    sc_in< sc_lv<16> > IN_5_9_V_read;
    sc_in< sc_lv<16> > IN_5_10_V_read;
    sc_in< sc_lv<16> > IN_5_11_V_read;
    sc_in< sc_lv<16> > IN_5_12_V_read;
    sc_in< sc_lv<16> > IN_6_0_V_read;
    sc_in< sc_lv<16> > IN_6_1_V_read;
    sc_in< sc_lv<16> > IN_6_2_V_read;
    sc_in< sc_lv<16> > IN_6_3_V_read;
    sc_in< sc_lv<16> > IN_6_4_V_read;
    sc_in< sc_lv<16> > IN_6_5_V_read;
    sc_in< sc_lv<16> > IN_6_6_V_read;
    sc_in< sc_lv<16> > IN_6_7_V_read;
    sc_in< sc_lv<16> > IN_6_8_V_read;
    sc_in< sc_lv<16> > IN_6_9_V_read;
    sc_in< sc_lv<16> > IN_6_10_V_read;
    sc_in< sc_lv<16> > IN_6_11_V_read;
    sc_in< sc_lv<16> > IN_6_12_V_read;
    sc_in< sc_lv<16> > IN_7_0_V_read;
    sc_in< sc_lv<16> > IN_7_1_V_read;
    sc_in< sc_lv<16> > IN_7_2_V_read;
    sc_in< sc_lv<16> > IN_7_3_V_read;
    sc_in< sc_lv<16> > IN_7_4_V_read;
    sc_in< sc_lv<16> > IN_7_5_V_read;
    sc_in< sc_lv<16> > IN_7_6_V_read;
    sc_in< sc_lv<16> > IN_7_7_V_read;
    sc_in< sc_lv<16> > IN_7_8_V_read;
    sc_in< sc_lv<16> > IN_7_9_V_read;
    sc_in< sc_lv<16> > IN_7_10_V_read;
    sc_in< sc_lv<16> > IN_7_11_V_read;
    sc_in< sc_lv<16> > IN_7_12_V_read;
    sc_in< sc_lv<16> > IN_8_0_V_read;
    sc_in< sc_lv<16> > IN_8_1_V_read;
    sc_in< sc_lv<16> > IN_8_2_V_read;
    sc_in< sc_lv<16> > IN_8_3_V_read;
    sc_in< sc_lv<16> > IN_8_4_V_read;
    sc_in< sc_lv<16> > IN_8_5_V_read;
    sc_in< sc_lv<16> > IN_8_6_V_read;
    sc_in< sc_lv<16> > IN_8_7_V_read;
    sc_in< sc_lv<16> > IN_8_8_V_read;
    sc_in< sc_lv<16> > IN_8_9_V_read;
    sc_in< sc_lv<16> > IN_8_10_V_read;
    sc_in< sc_lv<16> > IN_8_11_V_read;
    sc_in< sc_lv<16> > IN_8_12_V_read;
    sc_in< sc_lv<16> > IN_9_0_V_read;
    sc_in< sc_lv<16> > IN_9_1_V_read;
    sc_in< sc_lv<16> > IN_9_2_V_read;
    sc_in< sc_lv<16> > IN_9_3_V_read;
    sc_in< sc_lv<16> > IN_9_4_V_read;
    sc_in< sc_lv<16> > IN_9_5_V_read;
    sc_in< sc_lv<16> > IN_9_6_V_read;
    sc_in< sc_lv<16> > IN_9_7_V_read;
    sc_in< sc_lv<16> > IN_9_8_V_read;
    sc_in< sc_lv<16> > IN_9_9_V_read;
    sc_in< sc_lv<16> > IN_9_10_V_read;
    sc_in< sc_lv<16> > IN_9_11_V_read;
    sc_in< sc_lv<16> > IN_9_12_V_read;
    sc_in< sc_lv<16> > IN_10_0_V_read;
    sc_in< sc_lv<16> > IN_10_1_V_read;
    sc_in< sc_lv<16> > IN_10_2_V_read;
    sc_in< sc_lv<16> > IN_10_3_V_read;
    sc_in< sc_lv<16> > IN_10_4_V_read;
    sc_in< sc_lv<16> > IN_10_5_V_read;
    sc_in< sc_lv<16> > IN_10_6_V_read;
    sc_in< sc_lv<16> > IN_10_7_V_read;
    sc_in< sc_lv<16> > IN_10_8_V_read;
    sc_in< sc_lv<16> > IN_10_9_V_read;
    sc_in< sc_lv<16> > IN_10_10_V_read;
    sc_in< sc_lv<16> > IN_10_11_V_read;
    sc_in< sc_lv<16> > IN_10_12_V_read;
    sc_in< sc_lv<16> > IN_11_0_V_read;
    sc_in< sc_lv<16> > IN_11_1_V_read;
    sc_in< sc_lv<16> > IN_11_2_V_read;
    sc_in< sc_lv<16> > IN_11_3_V_read;
    sc_in< sc_lv<16> > IN_11_4_V_read;
    sc_in< sc_lv<16> > IN_11_5_V_read;
    sc_in< sc_lv<16> > IN_11_6_V_read;
    sc_in< sc_lv<16> > IN_11_7_V_read;
    sc_in< sc_lv<16> > IN_11_8_V_read;
    sc_in< sc_lv<16> > IN_11_9_V_read;
    sc_in< sc_lv<16> > IN_11_10_V_read;
    sc_in< sc_lv<16> > IN_11_11_V_read;
    sc_in< sc_lv<16> > IN_11_12_V_read;
    sc_in< sc_lv<16> > IN_12_0_V_read;
    sc_in< sc_lv<16> > IN_12_1_V_read;
    sc_in< sc_lv<16> > IN_12_2_V_read;
    sc_in< sc_lv<16> > IN_12_3_V_read;
    sc_in< sc_lv<16> > IN_12_4_V_read;
    sc_in< sc_lv<16> > IN_12_5_V_read;
    sc_in< sc_lv<16> > IN_12_6_V_read;
    sc_in< sc_lv<16> > IN_12_7_V_read;
    sc_in< sc_lv<16> > IN_12_8_V_read;
    sc_in< sc_lv<16> > IN_12_9_V_read;
    sc_in< sc_lv<16> > IN_12_10_V_read;
    sc_in< sc_lv<16> > IN_12_11_V_read;
    sc_in< sc_lv<16> > IN_12_12_V_read;
    sc_in< sc_lv<16> > IN_13_0_V_read;
    sc_in< sc_lv<16> > IN_13_1_V_read;
    sc_in< sc_lv<16> > IN_13_2_V_read;
    sc_in< sc_lv<16> > IN_13_3_V_read;
    sc_in< sc_lv<16> > IN_13_4_V_read;
    sc_in< sc_lv<16> > IN_13_5_V_read;
    sc_in< sc_lv<16> > IN_13_6_V_read;
    sc_in< sc_lv<16> > IN_13_7_V_read;
    sc_in< sc_lv<16> > IN_13_8_V_read;
    sc_in< sc_lv<16> > IN_13_9_V_read;
    sc_in< sc_lv<16> > IN_13_10_V_read;
    sc_in< sc_lv<16> > IN_13_11_V_read;
    sc_in< sc_lv<16> > IN_13_12_V_read;
    sc_in< sc_lv<16> > IN_14_0_V_read;
    sc_in< sc_lv<16> > IN_14_1_V_read;
    sc_in< sc_lv<16> > IN_14_2_V_read;
    sc_in< sc_lv<16> > IN_14_3_V_read;
    sc_in< sc_lv<16> > IN_14_4_V_read;
    sc_in< sc_lv<16> > IN_14_5_V_read;
    sc_in< sc_lv<16> > IN_14_6_V_read;
    sc_in< sc_lv<16> > IN_14_7_V_read;
    sc_in< sc_lv<16> > IN_14_8_V_read;
    sc_in< sc_lv<16> > IN_14_9_V_read;
    sc_in< sc_lv<16> > IN_14_10_V_read;
    sc_in< sc_lv<16> > IN_14_11_V_read;
    sc_in< sc_lv<16> > IN_14_12_V_read;
    sc_in< sc_lv<16> > IN_15_0_V_read;
    sc_in< sc_lv<16> > IN_15_1_V_read;
    sc_in< sc_lv<16> > IN_15_2_V_read;
    sc_in< sc_lv<16> > IN_15_3_V_read;
    sc_in< sc_lv<16> > IN_15_4_V_read;
    sc_in< sc_lv<16> > IN_15_5_V_read;
    sc_in< sc_lv<16> > IN_15_6_V_read;
    sc_in< sc_lv<16> > IN_15_7_V_read;
    sc_in< sc_lv<16> > IN_15_8_V_read;
    sc_in< sc_lv<16> > IN_15_9_V_read;
    sc_in< sc_lv<16> > IN_15_10_V_read;
    sc_in< sc_lv<16> > IN_15_11_V_read;
    sc_in< sc_lv<16> > IN_15_12_V_read;
    sc_in< sc_lv<16> > IN_16_0_V_read;
    sc_in< sc_lv<16> > IN_16_1_V_read;
    sc_in< sc_lv<16> > IN_16_2_V_read;
    sc_in< sc_lv<16> > IN_16_3_V_read;
    sc_in< sc_lv<16> > IN_16_4_V_read;
    sc_in< sc_lv<16> > IN_16_5_V_read;
    sc_in< sc_lv<16> > IN_16_6_V_read;
    sc_in< sc_lv<16> > IN_16_7_V_read;
    sc_in< sc_lv<16> > IN_16_8_V_read;
    sc_in< sc_lv<16> > IN_16_9_V_read;
    sc_in< sc_lv<16> > IN_16_10_V_read;
    sc_in< sc_lv<16> > IN_16_11_V_read;
    sc_in< sc_lv<16> > IN_16_12_V_read;
    sc_in< sc_lv<16> > IN_17_0_V_read;
    sc_in< sc_lv<16> > IN_17_1_V_read;
    sc_in< sc_lv<16> > IN_17_2_V_read;
    sc_in< sc_lv<16> > IN_17_3_V_read;
    sc_in< sc_lv<16> > IN_17_4_V_read;
    sc_in< sc_lv<16> > IN_17_5_V_read;
    sc_in< sc_lv<16> > IN_17_6_V_read;
    sc_in< sc_lv<16> > IN_17_7_V_read;
    sc_in< sc_lv<16> > IN_17_8_V_read;
    sc_in< sc_lv<16> > IN_17_9_V_read;
    sc_in< sc_lv<16> > IN_17_10_V_read;
    sc_in< sc_lv<16> > IN_17_11_V_read;
    sc_in< sc_lv<16> > IN_17_12_V_read;
    sc_in< sc_lv<16> > IN_18_0_V_read;
    sc_in< sc_lv<16> > IN_18_1_V_read;
    sc_in< sc_lv<16> > IN_18_2_V_read;
    sc_in< sc_lv<16> > IN_18_3_V_read;
    sc_in< sc_lv<16> > IN_18_4_V_read;
    sc_in< sc_lv<16> > IN_18_5_V_read;
    sc_in< sc_lv<16> > IN_18_6_V_read;
    sc_in< sc_lv<16> > IN_18_7_V_read;
    sc_in< sc_lv<16> > IN_18_8_V_read;
    sc_in< sc_lv<16> > IN_18_9_V_read;
    sc_in< sc_lv<16> > IN_18_10_V_read;
    sc_in< sc_lv<16> > IN_18_11_V_read;
    sc_in< sc_lv<16> > IN_18_12_V_read;
    sc_in< sc_lv<16> > IN_19_0_V_read;
    sc_in< sc_lv<16> > IN_19_1_V_read;
    sc_in< sc_lv<16> > IN_19_2_V_read;
    sc_in< sc_lv<16> > IN_19_3_V_read;
    sc_in< sc_lv<16> > IN_19_4_V_read;
    sc_in< sc_lv<16> > IN_19_5_V_read;
    sc_in< sc_lv<16> > IN_19_6_V_read;
    sc_in< sc_lv<16> > IN_19_7_V_read;
    sc_in< sc_lv<16> > IN_19_8_V_read;
    sc_in< sc_lv<16> > IN_19_9_V_read;
    sc_in< sc_lv<16> > IN_19_10_V_read;
    sc_in< sc_lv<16> > IN_19_11_V_read;
    sc_in< sc_lv<16> > IN_19_12_V_read;
    sc_in< sc_lv<16> > IN_20_0_V_read;
    sc_in< sc_lv<16> > IN_20_1_V_read;
    sc_in< sc_lv<16> > IN_20_2_V_read;
    sc_in< sc_lv<16> > IN_20_3_V_read;
    sc_in< sc_lv<16> > IN_20_4_V_read;
    sc_in< sc_lv<16> > IN_20_5_V_read;
    sc_in< sc_lv<16> > IN_20_6_V_read;
    sc_in< sc_lv<16> > IN_20_7_V_read;
    sc_in< sc_lv<16> > IN_20_8_V_read;
    sc_in< sc_lv<16> > IN_20_9_V_read;
    sc_in< sc_lv<16> > IN_20_10_V_read;
    sc_in< sc_lv<16> > IN_20_11_V_read;
    sc_in< sc_lv<16> > IN_20_12_V_read;
    sc_in< sc_lv<16> > IN_21_0_V_read;
    sc_in< sc_lv<16> > IN_21_1_V_read;
    sc_in< sc_lv<16> > IN_21_2_V_read;
    sc_in< sc_lv<16> > IN_21_3_V_read;
    sc_in< sc_lv<16> > IN_21_4_V_read;
    sc_in< sc_lv<16> > IN_21_5_V_read;
    sc_in< sc_lv<16> > IN_21_6_V_read;
    sc_in< sc_lv<16> > IN_21_7_V_read;
    sc_in< sc_lv<16> > IN_21_8_V_read;
    sc_in< sc_lv<16> > IN_21_9_V_read;
    sc_in< sc_lv<16> > IN_21_10_V_read;
    sc_in< sc_lv<16> > IN_21_11_V_read;
    sc_in< sc_lv<16> > IN_21_12_V_read;
    sc_in< sc_lv<16> > IN_22_0_V_read;
    sc_in< sc_lv<16> > IN_22_1_V_read;
    sc_in< sc_lv<16> > IN_22_2_V_read;
    sc_in< sc_lv<16> > IN_22_3_V_read;
    sc_in< sc_lv<16> > IN_22_4_V_read;
    sc_in< sc_lv<16> > IN_22_5_V_read;
    sc_in< sc_lv<16> > IN_22_6_V_read;
    sc_in< sc_lv<16> > IN_22_7_V_read;
    sc_in< sc_lv<16> > IN_22_8_V_read;
    sc_in< sc_lv<16> > IN_22_9_V_read;
    sc_in< sc_lv<16> > IN_22_10_V_read;
    sc_in< sc_lv<16> > IN_22_11_V_read;
    sc_in< sc_lv<16> > IN_22_12_V_read;
    sc_in< sc_lv<16> > IN_23_0_V_read;
    sc_in< sc_lv<16> > IN_23_1_V_read;
    sc_in< sc_lv<16> > IN_23_2_V_read;
    sc_in< sc_lv<16> > IN_23_3_V_read;
    sc_in< sc_lv<16> > IN_23_4_V_read;
    sc_in< sc_lv<16> > IN_23_5_V_read;
    sc_in< sc_lv<16> > IN_23_6_V_read;
    sc_in< sc_lv<16> > IN_23_7_V_read;
    sc_in< sc_lv<16> > IN_23_8_V_read;
    sc_in< sc_lv<16> > IN_23_9_V_read;
    sc_in< sc_lv<16> > IN_23_10_V_read;
    sc_in< sc_lv<16> > IN_23_11_V_read;
    sc_in< sc_lv<16> > IN_23_12_V_read;
    sc_in< sc_lv<16> > IN_24_0_V_read;
    sc_in< sc_lv<16> > IN_24_1_V_read;
    sc_in< sc_lv<16> > IN_24_2_V_read;
    sc_in< sc_lv<16> > IN_24_3_V_read;
    sc_in< sc_lv<16> > IN_24_4_V_read;
    sc_in< sc_lv<16> > IN_24_5_V_read;
    sc_in< sc_lv<16> > IN_24_6_V_read;
    sc_in< sc_lv<16> > IN_24_7_V_read;
    sc_in< sc_lv<16> > IN_24_8_V_read;
    sc_in< sc_lv<16> > IN_24_9_V_read;
    sc_in< sc_lv<16> > IN_24_10_V_read;
    sc_in< sc_lv<16> > IN_24_11_V_read;
    sc_in< sc_lv<16> > IN_25_0_V_read;
    sc_in< sc_lv<16> > IN_25_1_V_read;
    sc_in< sc_lv<16> > IN_25_2_V_read;
    sc_in< sc_lv<16> > IN_25_3_V_read;
    sc_in< sc_lv<16> > IN_25_4_V_read;
    sc_in< sc_lv<16> > IN_25_5_V_read;
    sc_in< sc_lv<16> > IN_25_6_V_read;
    sc_in< sc_lv<16> > IN_25_7_V_read;
    sc_in< sc_lv<16> > IN_25_8_V_read;
    sc_in< sc_lv<16> > IN_25_9_V_read;
    sc_in< sc_lv<16> > IN_25_10_V_read;
    sc_in< sc_lv<16> > IN_25_11_V_read;
    sc_in< sc_lv<16> > IN_26_0_V_read;
    sc_in< sc_lv<16> > IN_26_1_V_read;
    sc_in< sc_lv<16> > IN_26_2_V_read;
    sc_in< sc_lv<16> > IN_26_3_V_read;
    sc_in< sc_lv<16> > IN_26_4_V_read;
    sc_in< sc_lv<16> > IN_26_5_V_read;
    sc_in< sc_lv<16> > IN_26_6_V_read;
    sc_in< sc_lv<16> > IN_26_7_V_read;
    sc_in< sc_lv<16> > IN_26_8_V_read;
    sc_in< sc_lv<16> > IN_26_9_V_read;
    sc_in< sc_lv<16> > IN_26_10_V_read;
    sc_in< sc_lv<16> > IN_26_11_V_read;
    sc_in< sc_lv<16> > IN_27_0_V_read;
    sc_in< sc_lv<16> > IN_27_1_V_read;
    sc_in< sc_lv<16> > IN_27_2_V_read;
    sc_in< sc_lv<16> > IN_27_3_V_read;
    sc_in< sc_lv<16> > IN_27_4_V_read;
    sc_in< sc_lv<16> > IN_27_5_V_read;
    sc_in< sc_lv<16> > IN_27_6_V_read;
    sc_in< sc_lv<16> > IN_27_7_V_read;
    sc_in< sc_lv<16> > IN_27_8_V_read;
    sc_in< sc_lv<16> > IN_27_9_V_read;
    sc_in< sc_lv<16> > IN_27_10_V_read;
    sc_in< sc_lv<16> > IN_27_11_V_read;
    sc_in< sc_lv<16> > IN_28_0_V_read;
    sc_in< sc_lv<16> > IN_28_1_V_read;
    sc_in< sc_lv<16> > IN_28_2_V_read;
    sc_in< sc_lv<16> > IN_28_3_V_read;
    sc_in< sc_lv<16> > IN_28_4_V_read;
    sc_in< sc_lv<16> > IN_28_5_V_read;
    sc_in< sc_lv<16> > IN_28_6_V_read;
    sc_in< sc_lv<16> > IN_28_7_V_read;
    sc_in< sc_lv<16> > IN_28_8_V_read;
    sc_in< sc_lv<16> > IN_28_9_V_read;
    sc_in< sc_lv<16> > IN_28_10_V_read;
    sc_in< sc_lv<16> > IN_28_11_V_read;
    sc_in< sc_lv<16> > IN_29_0_V_read;
    sc_in< sc_lv<16> > IN_29_1_V_read;
    sc_in< sc_lv<16> > IN_29_2_V_read;
    sc_in< sc_lv<16> > IN_29_3_V_read;
    sc_in< sc_lv<16> > IN_29_4_V_read;
    sc_in< sc_lv<16> > IN_29_5_V_read;
    sc_in< sc_lv<16> > IN_29_6_V_read;
    sc_in< sc_lv<16> > IN_29_7_V_read;
    sc_in< sc_lv<16> > IN_29_8_V_read;
    sc_in< sc_lv<16> > IN_29_9_V_read;
    sc_in< sc_lv<16> > IN_29_10_V_read;
    sc_in< sc_lv<16> > IN_29_11_V_read;
    sc_in< sc_lv<16> > IN_30_0_V_read;
    sc_in< sc_lv<16> > IN_30_1_V_read;
    sc_in< sc_lv<16> > IN_30_2_V_read;
    sc_in< sc_lv<16> > IN_30_3_V_read;
    sc_in< sc_lv<16> > IN_30_4_V_read;
    sc_in< sc_lv<16> > IN_30_5_V_read;
    sc_in< sc_lv<16> > IN_30_6_V_read;
    sc_in< sc_lv<16> > IN_30_7_V_read;
    sc_in< sc_lv<16> > IN_30_8_V_read;
    sc_in< sc_lv<16> > IN_30_9_V_read;
    sc_in< sc_lv<16> > IN_30_10_V_read;
    sc_in< sc_lv<16> > IN_30_11_V_read;
    sc_in< sc_lv<16> > IN_31_0_V_read;
    sc_in< sc_lv<16> > IN_31_1_V_read;
    sc_in< sc_lv<16> > IN_31_2_V_read;
    sc_in< sc_lv<16> > IN_31_3_V_read;
    sc_in< sc_lv<16> > IN_31_4_V_read;
    sc_in< sc_lv<16> > IN_31_5_V_read;
    sc_in< sc_lv<16> > IN_31_6_V_read;
    sc_in< sc_lv<16> > IN_31_7_V_read;
    sc_in< sc_lv<16> > IN_31_8_V_read;
    sc_in< sc_lv<16> > IN_31_9_V_read;
    sc_in< sc_lv<16> > IN_31_10_V_read;
    sc_in< sc_lv<16> > IN_31_11_V_read;
    sc_out< sc_lv<4> > OUT1_1_V_address0;
    sc_out< sc_logic > OUT1_1_V_ce0;
    sc_out< sc_logic > OUT1_1_V_we0;
    sc_out< sc_lv<16> > OUT1_1_V_d0;
    sc_out< sc_lv<4> > OUT1_1_V_address1;
    sc_out< sc_logic > OUT1_1_V_ce1;
    sc_out< sc_logic > OUT1_1_V_we1;
    sc_out< sc_lv<16> > OUT1_1_V_d1;
    sc_out< sc_lv<4> > OUT1_3_V_address0;
    sc_out< sc_logic > OUT1_3_V_ce0;
    sc_out< sc_logic > OUT1_3_V_we0;
    sc_out< sc_lv<16> > OUT1_3_V_d0;
    sc_out< sc_lv<4> > OUT1_3_V_address1;
    sc_out< sc_logic > OUT1_3_V_ce1;
    sc_out< sc_logic > OUT1_3_V_we1;
    sc_out< sc_lv<16> > OUT1_3_V_d1;
    sc_out< sc_lv<4> > OUT1_5_V_address0;
    sc_out< sc_logic > OUT1_5_V_ce0;
    sc_out< sc_logic > OUT1_5_V_we0;
    sc_out< sc_lv<16> > OUT1_5_V_d0;
    sc_out< sc_lv<4> > OUT1_5_V_address1;
    sc_out< sc_logic > OUT1_5_V_ce1;
    sc_out< sc_logic > OUT1_5_V_we1;
    sc_out< sc_lv<16> > OUT1_5_V_d1;
    sc_out< sc_lv<4> > OUT1_7_V_address0;
    sc_out< sc_logic > OUT1_7_V_ce0;
    sc_out< sc_logic > OUT1_7_V_we0;
    sc_out< sc_lv<16> > OUT1_7_V_d0;
    sc_out< sc_lv<4> > OUT1_7_V_address1;
    sc_out< sc_logic > OUT1_7_V_ce1;
    sc_out< sc_logic > OUT1_7_V_we1;
    sc_out< sc_lv<16> > OUT1_7_V_d1;
    sc_out< sc_lv<4> > OUT1_9_V_address0;
    sc_out< sc_logic > OUT1_9_V_ce0;
    sc_out< sc_logic > OUT1_9_V_we0;
    sc_out< sc_lv<16> > OUT1_9_V_d0;
    sc_out< sc_lv<4> > OUT1_9_V_address1;
    sc_out< sc_logic > OUT1_9_V_ce1;
    sc_out< sc_logic > OUT1_9_V_we1;
    sc_out< sc_lv<16> > OUT1_9_V_d1;
    sc_out< sc_lv<4> > OUT1_11_V_address0;
    sc_out< sc_logic > OUT1_11_V_ce0;
    sc_out< sc_logic > OUT1_11_V_we0;
    sc_out< sc_lv<16> > OUT1_11_V_d0;
    sc_out< sc_lv<4> > OUT1_11_V_address1;
    sc_out< sc_logic > OUT1_11_V_ce1;
    sc_out< sc_logic > OUT1_11_V_we1;
    sc_out< sc_lv<16> > OUT1_11_V_d1;
    sc_out< sc_lv<4> > OUT1_13_V_address0;
    sc_out< sc_logic > OUT1_13_V_ce0;
    sc_out< sc_logic > OUT1_13_V_we0;
    sc_out< sc_lv<16> > OUT1_13_V_d0;
    sc_out< sc_lv<4> > OUT1_13_V_address1;
    sc_out< sc_logic > OUT1_13_V_ce1;
    sc_out< sc_logic > OUT1_13_V_we1;
    sc_out< sc_lv<16> > OUT1_13_V_d1;
    sc_out< sc_lv<4> > OUT1_15_V_address0;
    sc_out< sc_logic > OUT1_15_V_ce0;
    sc_out< sc_logic > OUT1_15_V_we0;
    sc_out< sc_lv<16> > OUT1_15_V_d0;
    sc_out< sc_lv<4> > OUT1_15_V_address1;
    sc_out< sc_logic > OUT1_15_V_ce1;
    sc_out< sc_logic > OUT1_15_V_we1;
    sc_out< sc_lv<16> > OUT1_15_V_d1;
    sc_out< sc_lv<4> > OUT1_17_V_address0;
    sc_out< sc_logic > OUT1_17_V_ce0;
    sc_out< sc_logic > OUT1_17_V_we0;
    sc_out< sc_lv<16> > OUT1_17_V_d0;
    sc_out< sc_lv<4> > OUT1_17_V_address1;
    sc_out< sc_logic > OUT1_17_V_ce1;
    sc_out< sc_logic > OUT1_17_V_we1;
    sc_out< sc_lv<16> > OUT1_17_V_d1;
    sc_out< sc_lv<4> > OUT1_19_V_address0;
    sc_out< sc_logic > OUT1_19_V_ce0;
    sc_out< sc_logic > OUT1_19_V_we0;
    sc_out< sc_lv<16> > OUT1_19_V_d0;
    sc_out< sc_lv<4> > OUT1_19_V_address1;
    sc_out< sc_logic > OUT1_19_V_ce1;
    sc_out< sc_logic > OUT1_19_V_we1;
    sc_out< sc_lv<16> > OUT1_19_V_d1;
    sc_out< sc_lv<4> > OUT1_21_V_address0;
    sc_out< sc_logic > OUT1_21_V_ce0;
    sc_out< sc_logic > OUT1_21_V_we0;
    sc_out< sc_lv<16> > OUT1_21_V_d0;
    sc_out< sc_lv<4> > OUT1_21_V_address1;
    sc_out< sc_logic > OUT1_21_V_ce1;
    sc_out< sc_logic > OUT1_21_V_we1;
    sc_out< sc_lv<16> > OUT1_21_V_d1;
    sc_out< sc_lv<4> > OUT1_23_V_address0;
    sc_out< sc_logic > OUT1_23_V_ce0;
    sc_out< sc_logic > OUT1_23_V_we0;
    sc_out< sc_lv<16> > OUT1_23_V_d0;
    sc_out< sc_lv<4> > OUT1_23_V_address1;
    sc_out< sc_logic > OUT1_23_V_ce1;
    sc_out< sc_logic > OUT1_23_V_we1;
    sc_out< sc_lv<16> > OUT1_23_V_d1;
    sc_out< sc_lv<4> > OUT1_25_V_address0;
    sc_out< sc_logic > OUT1_25_V_ce0;
    sc_out< sc_logic > OUT1_25_V_we0;
    sc_out< sc_lv<16> > OUT1_25_V_d0;
    sc_out< sc_lv<4> > OUT1_25_V_address1;
    sc_out< sc_logic > OUT1_25_V_ce1;
    sc_out< sc_logic > OUT1_25_V_we1;
    sc_out< sc_lv<16> > OUT1_25_V_d1;
    sc_out< sc_lv<4> > OUT1_27_V_address0;
    sc_out< sc_logic > OUT1_27_V_ce0;
    sc_out< sc_logic > OUT1_27_V_we0;
    sc_out< sc_lv<16> > OUT1_27_V_d0;
    sc_out< sc_lv<4> > OUT1_27_V_address1;
    sc_out< sc_logic > OUT1_27_V_ce1;
    sc_out< sc_logic > OUT1_27_V_we1;
    sc_out< sc_lv<16> > OUT1_27_V_d1;
    sc_out< sc_lv<4> > OUT1_29_V_address0;
    sc_out< sc_logic > OUT1_29_V_ce0;
    sc_out< sc_logic > OUT1_29_V_we0;
    sc_out< sc_lv<16> > OUT1_29_V_d0;
    sc_out< sc_lv<4> > OUT1_29_V_address1;
    sc_out< sc_logic > OUT1_29_V_ce1;
    sc_out< sc_logic > OUT1_29_V_we1;
    sc_out< sc_lv<16> > OUT1_29_V_d1;
    sc_out< sc_lv<4> > OUT1_31_V_address0;
    sc_out< sc_logic > OUT1_31_V_ce0;
    sc_out< sc_logic > OUT1_31_V_we0;
    sc_out< sc_lv<16> > OUT1_31_V_d0;
    sc_out< sc_lv<4> > OUT1_31_V_address1;
    sc_out< sc_logic > OUT1_31_V_ce1;
    sc_out< sc_logic > OUT1_31_V_we1;
    sc_out< sc_lv<16> > OUT1_31_V_d1;
    sc_out< sc_lv<4> > OUT2_0_V_address0;
    sc_out< sc_logic > OUT2_0_V_ce0;
    sc_out< sc_logic > OUT2_0_V_we0;
    sc_out< sc_lv<16> > OUT2_0_V_d0;
    sc_out< sc_lv<4> > OUT2_0_V_address1;
    sc_out< sc_logic > OUT2_0_V_ce1;
    sc_out< sc_logic > OUT2_0_V_we1;
    sc_out< sc_lv<16> > OUT2_0_V_d1;
    sc_out< sc_lv<4> > OUT2_1_V_address0;
    sc_out< sc_logic > OUT2_1_V_ce0;
    sc_out< sc_logic > OUT2_1_V_we0;
    sc_out< sc_lv<16> > OUT2_1_V_d0;
    sc_out< sc_lv<4> > OUT2_1_V_address1;
    sc_out< sc_logic > OUT2_1_V_ce1;
    sc_out< sc_logic > OUT2_1_V_we1;
    sc_out< sc_lv<16> > OUT2_1_V_d1;
    sc_out< sc_lv<4> > OUT2_2_V_address0;
    sc_out< sc_logic > OUT2_2_V_ce0;
    sc_out< sc_logic > OUT2_2_V_we0;
    sc_out< sc_lv<16> > OUT2_2_V_d0;
    sc_out< sc_lv<4> > OUT2_2_V_address1;
    sc_out< sc_logic > OUT2_2_V_ce1;
    sc_out< sc_logic > OUT2_2_V_we1;
    sc_out< sc_lv<16> > OUT2_2_V_d1;
    sc_out< sc_lv<4> > OUT2_3_V_address0;
    sc_out< sc_logic > OUT2_3_V_ce0;
    sc_out< sc_logic > OUT2_3_V_we0;
    sc_out< sc_lv<16> > OUT2_3_V_d0;
    sc_out< sc_lv<4> > OUT2_3_V_address1;
    sc_out< sc_logic > OUT2_3_V_ce1;
    sc_out< sc_logic > OUT2_3_V_we1;
    sc_out< sc_lv<16> > OUT2_3_V_d1;
    sc_out< sc_lv<4> > OUT2_4_V_address0;
    sc_out< sc_logic > OUT2_4_V_ce0;
    sc_out< sc_logic > OUT2_4_V_we0;
    sc_out< sc_lv<16> > OUT2_4_V_d0;
    sc_out< sc_lv<4> > OUT2_4_V_address1;
    sc_out< sc_logic > OUT2_4_V_ce1;
    sc_out< sc_logic > OUT2_4_V_we1;
    sc_out< sc_lv<16> > OUT2_4_V_d1;
    sc_out< sc_lv<4> > OUT2_5_V_address0;
    sc_out< sc_logic > OUT2_5_V_ce0;
    sc_out< sc_logic > OUT2_5_V_we0;
    sc_out< sc_lv<16> > OUT2_5_V_d0;
    sc_out< sc_lv<4> > OUT2_5_V_address1;
    sc_out< sc_logic > OUT2_5_V_ce1;
    sc_out< sc_logic > OUT2_5_V_we1;
    sc_out< sc_lv<16> > OUT2_5_V_d1;
    sc_out< sc_lv<4> > OUT2_6_V_address0;
    sc_out< sc_logic > OUT2_6_V_ce0;
    sc_out< sc_logic > OUT2_6_V_we0;
    sc_out< sc_lv<16> > OUT2_6_V_d0;
    sc_out< sc_lv<4> > OUT2_6_V_address1;
    sc_out< sc_logic > OUT2_6_V_ce1;
    sc_out< sc_logic > OUT2_6_V_we1;
    sc_out< sc_lv<16> > OUT2_6_V_d1;
    sc_out< sc_lv<4> > OUT2_7_V_address0;
    sc_out< sc_logic > OUT2_7_V_ce0;
    sc_out< sc_logic > OUT2_7_V_we0;
    sc_out< sc_lv<16> > OUT2_7_V_d0;
    sc_out< sc_lv<4> > OUT2_7_V_address1;
    sc_out< sc_logic > OUT2_7_V_ce1;
    sc_out< sc_logic > OUT2_7_V_we1;
    sc_out< sc_lv<16> > OUT2_7_V_d1;
    sc_out< sc_lv<4> > OUT2_8_V_address0;
    sc_out< sc_logic > OUT2_8_V_ce0;
    sc_out< sc_logic > OUT2_8_V_we0;
    sc_out< sc_lv<16> > OUT2_8_V_d0;
    sc_out< sc_lv<4> > OUT2_8_V_address1;
    sc_out< sc_logic > OUT2_8_V_ce1;
    sc_out< sc_logic > OUT2_8_V_we1;
    sc_out< sc_lv<16> > OUT2_8_V_d1;
    sc_out< sc_lv<4> > OUT2_9_V_address0;
    sc_out< sc_logic > OUT2_9_V_ce0;
    sc_out< sc_logic > OUT2_9_V_we0;
    sc_out< sc_lv<16> > OUT2_9_V_d0;
    sc_out< sc_lv<4> > OUT2_9_V_address1;
    sc_out< sc_logic > OUT2_9_V_ce1;
    sc_out< sc_logic > OUT2_9_V_we1;
    sc_out< sc_lv<16> > OUT2_9_V_d1;
    sc_out< sc_lv<4> > OUT2_10_V_address0;
    sc_out< sc_logic > OUT2_10_V_ce0;
    sc_out< sc_logic > OUT2_10_V_we0;
    sc_out< sc_lv<16> > OUT2_10_V_d0;
    sc_out< sc_lv<4> > OUT2_10_V_address1;
    sc_out< sc_logic > OUT2_10_V_ce1;
    sc_out< sc_logic > OUT2_10_V_we1;
    sc_out< sc_lv<16> > OUT2_10_V_d1;
    sc_out< sc_lv<4> > OUT2_11_V_address0;
    sc_out< sc_logic > OUT2_11_V_ce0;
    sc_out< sc_logic > OUT2_11_V_we0;
    sc_out< sc_lv<16> > OUT2_11_V_d0;
    sc_out< sc_lv<4> > OUT2_11_V_address1;
    sc_out< sc_logic > OUT2_11_V_ce1;
    sc_out< sc_logic > OUT2_11_V_we1;
    sc_out< sc_lv<16> > OUT2_11_V_d1;
    sc_out< sc_lv<4> > OUT2_12_V_address0;
    sc_out< sc_logic > OUT2_12_V_ce0;
    sc_out< sc_logic > OUT2_12_V_we0;
    sc_out< sc_lv<16> > OUT2_12_V_d0;
    sc_out< sc_lv<4> > OUT2_12_V_address1;
    sc_out< sc_logic > OUT2_12_V_ce1;
    sc_out< sc_logic > OUT2_12_V_we1;
    sc_out< sc_lv<16> > OUT2_12_V_d1;
    sc_out< sc_lv<4> > OUT2_13_V_address0;
    sc_out< sc_logic > OUT2_13_V_ce0;
    sc_out< sc_logic > OUT2_13_V_we0;
    sc_out< sc_lv<16> > OUT2_13_V_d0;
    sc_out< sc_lv<4> > OUT2_13_V_address1;
    sc_out< sc_logic > OUT2_13_V_ce1;
    sc_out< sc_logic > OUT2_13_V_we1;
    sc_out< sc_lv<16> > OUT2_13_V_d1;
    sc_out< sc_lv<4> > OUT2_14_V_address0;
    sc_out< sc_logic > OUT2_14_V_ce0;
    sc_out< sc_logic > OUT2_14_V_we0;
    sc_out< sc_lv<16> > OUT2_14_V_d0;
    sc_out< sc_lv<4> > OUT2_14_V_address1;
    sc_out< sc_logic > OUT2_14_V_ce1;
    sc_out< sc_logic > OUT2_14_V_we1;
    sc_out< sc_lv<16> > OUT2_14_V_d1;
    sc_out< sc_lv<4> > OUT2_15_V_address0;
    sc_out< sc_logic > OUT2_15_V_ce0;
    sc_out< sc_logic > OUT2_15_V_we0;
    sc_out< sc_lv<16> > OUT2_15_V_d0;
    sc_out< sc_lv<4> > OUT2_15_V_address1;
    sc_out< sc_logic > OUT2_15_V_ce1;
    sc_out< sc_logic > OUT2_15_V_we1;
    sc_out< sc_lv<16> > OUT2_15_V_d1;
    sc_out< sc_lv<4> > OUT2_16_V_address0;
    sc_out< sc_logic > OUT2_16_V_ce0;
    sc_out< sc_logic > OUT2_16_V_we0;
    sc_out< sc_lv<16> > OUT2_16_V_d0;
    sc_out< sc_lv<4> > OUT2_16_V_address1;
    sc_out< sc_logic > OUT2_16_V_ce1;
    sc_out< sc_logic > OUT2_16_V_we1;
    sc_out< sc_lv<16> > OUT2_16_V_d1;
    sc_out< sc_lv<4> > OUT2_17_V_address0;
    sc_out< sc_logic > OUT2_17_V_ce0;
    sc_out< sc_logic > OUT2_17_V_we0;
    sc_out< sc_lv<16> > OUT2_17_V_d0;
    sc_out< sc_lv<4> > OUT2_17_V_address1;
    sc_out< sc_logic > OUT2_17_V_ce1;
    sc_out< sc_logic > OUT2_17_V_we1;
    sc_out< sc_lv<16> > OUT2_17_V_d1;
    sc_out< sc_lv<4> > OUT2_18_V_address0;
    sc_out< sc_logic > OUT2_18_V_ce0;
    sc_out< sc_logic > OUT2_18_V_we0;
    sc_out< sc_lv<16> > OUT2_18_V_d0;
    sc_out< sc_lv<4> > OUT2_18_V_address1;
    sc_out< sc_logic > OUT2_18_V_ce1;
    sc_out< sc_logic > OUT2_18_V_we1;
    sc_out< sc_lv<16> > OUT2_18_V_d1;
    sc_out< sc_lv<4> > OUT2_19_V_address0;
    sc_out< sc_logic > OUT2_19_V_ce0;
    sc_out< sc_logic > OUT2_19_V_we0;
    sc_out< sc_lv<16> > OUT2_19_V_d0;
    sc_out< sc_lv<4> > OUT2_19_V_address1;
    sc_out< sc_logic > OUT2_19_V_ce1;
    sc_out< sc_logic > OUT2_19_V_we1;
    sc_out< sc_lv<16> > OUT2_19_V_d1;
    sc_out< sc_lv<4> > OUT2_20_V_address0;
    sc_out< sc_logic > OUT2_20_V_ce0;
    sc_out< sc_logic > OUT2_20_V_we0;
    sc_out< sc_lv<16> > OUT2_20_V_d0;
    sc_out< sc_lv<4> > OUT2_20_V_address1;
    sc_out< sc_logic > OUT2_20_V_ce1;
    sc_out< sc_logic > OUT2_20_V_we1;
    sc_out< sc_lv<16> > OUT2_20_V_d1;
    sc_out< sc_lv<4> > OUT2_21_V_address0;
    sc_out< sc_logic > OUT2_21_V_ce0;
    sc_out< sc_logic > OUT2_21_V_we0;
    sc_out< sc_lv<16> > OUT2_21_V_d0;
    sc_out< sc_lv<4> > OUT2_21_V_address1;
    sc_out< sc_logic > OUT2_21_V_ce1;
    sc_out< sc_logic > OUT2_21_V_we1;
    sc_out< sc_lv<16> > OUT2_21_V_d1;
    sc_out< sc_lv<4> > OUT2_22_V_address0;
    sc_out< sc_logic > OUT2_22_V_ce0;
    sc_out< sc_logic > OUT2_22_V_we0;
    sc_out< sc_lv<16> > OUT2_22_V_d0;
    sc_out< sc_lv<4> > OUT2_22_V_address1;
    sc_out< sc_logic > OUT2_22_V_ce1;
    sc_out< sc_logic > OUT2_22_V_we1;
    sc_out< sc_lv<16> > OUT2_22_V_d1;
    sc_out< sc_lv<4> > OUT2_23_V_address0;
    sc_out< sc_logic > OUT2_23_V_ce0;
    sc_out< sc_logic > OUT2_23_V_we0;
    sc_out< sc_lv<16> > OUT2_23_V_d0;
    sc_out< sc_lv<4> > OUT2_23_V_address1;
    sc_out< sc_logic > OUT2_23_V_ce1;
    sc_out< sc_logic > OUT2_23_V_we1;
    sc_out< sc_lv<16> > OUT2_23_V_d1;
    sc_out< sc_lv<4> > OUT2_24_V_address0;
    sc_out< sc_logic > OUT2_24_V_ce0;
    sc_out< sc_logic > OUT2_24_V_we0;
    sc_out< sc_lv<16> > OUT2_24_V_d0;
    sc_out< sc_lv<4> > OUT2_24_V_address1;
    sc_out< sc_logic > OUT2_24_V_ce1;
    sc_out< sc_logic > OUT2_24_V_we1;
    sc_out< sc_lv<16> > OUT2_24_V_d1;
    sc_out< sc_lv<4> > OUT2_25_V_address0;
    sc_out< sc_logic > OUT2_25_V_ce0;
    sc_out< sc_logic > OUT2_25_V_we0;
    sc_out< sc_lv<16> > OUT2_25_V_d0;
    sc_out< sc_lv<4> > OUT2_25_V_address1;
    sc_out< sc_logic > OUT2_25_V_ce1;
    sc_out< sc_logic > OUT2_25_V_we1;
    sc_out< sc_lv<16> > OUT2_25_V_d1;
    sc_out< sc_lv<4> > OUT2_26_V_address0;
    sc_out< sc_logic > OUT2_26_V_ce0;
    sc_out< sc_logic > OUT2_26_V_we0;
    sc_out< sc_lv<16> > OUT2_26_V_d0;
    sc_out< sc_lv<4> > OUT2_26_V_address1;
    sc_out< sc_logic > OUT2_26_V_ce1;
    sc_out< sc_logic > OUT2_26_V_we1;
    sc_out< sc_lv<16> > OUT2_26_V_d1;
    sc_out< sc_lv<4> > OUT2_27_V_address0;
    sc_out< sc_logic > OUT2_27_V_ce0;
    sc_out< sc_logic > OUT2_27_V_we0;
    sc_out< sc_lv<16> > OUT2_27_V_d0;
    sc_out< sc_lv<4> > OUT2_27_V_address1;
    sc_out< sc_logic > OUT2_27_V_ce1;
    sc_out< sc_logic > OUT2_27_V_we1;
    sc_out< sc_lv<16> > OUT2_27_V_d1;
    sc_out< sc_lv<4> > OUT2_28_V_address0;
    sc_out< sc_logic > OUT2_28_V_ce0;
    sc_out< sc_logic > OUT2_28_V_we0;
    sc_out< sc_lv<16> > OUT2_28_V_d0;
    sc_out< sc_lv<4> > OUT2_28_V_address1;
    sc_out< sc_logic > OUT2_28_V_ce1;
    sc_out< sc_logic > OUT2_28_V_we1;
    sc_out< sc_lv<16> > OUT2_28_V_d1;
    sc_out< sc_lv<4> > OUT2_29_V_address0;
    sc_out< sc_logic > OUT2_29_V_ce0;
    sc_out< sc_logic > OUT2_29_V_we0;
    sc_out< sc_lv<16> > OUT2_29_V_d0;
    sc_out< sc_lv<4> > OUT2_29_V_address1;
    sc_out< sc_logic > OUT2_29_V_ce1;
    sc_out< sc_logic > OUT2_29_V_we1;
    sc_out< sc_lv<16> > OUT2_29_V_d1;
    sc_out< sc_lv<4> > OUT2_30_V_address0;
    sc_out< sc_logic > OUT2_30_V_ce0;
    sc_out< sc_logic > OUT2_30_V_we0;
    sc_out< sc_lv<16> > OUT2_30_V_d0;
    sc_out< sc_lv<4> > OUT2_30_V_address1;
    sc_out< sc_logic > OUT2_30_V_ce1;
    sc_out< sc_logic > OUT2_30_V_we1;
    sc_out< sc_lv<16> > OUT2_30_V_d1;
    sc_out< sc_lv<4> > OUT2_31_V_address0;
    sc_out< sc_logic > OUT2_31_V_ce0;
    sc_out< sc_logic > OUT2_31_V_we0;
    sc_out< sc_lv<16> > OUT2_31_V_d0;
    sc_out< sc_lv<4> > OUT2_31_V_address1;
    sc_out< sc_logic > OUT2_31_V_ce1;
    sc_out< sc_logic > OUT2_31_V_we1;
    sc_out< sc_lv<16> > OUT2_31_V_d1;


    // Module declarations
    clone_vec_ap_uint_16_edge_index_config_2(sc_module_name name);
    SC_HAS_PROCESS(clone_vec_ap_uint_16_edge_index_config_2);

    ~clone_vec_ap_uint_16_edge_index_config_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OUT1_11_V_address0();
    void thread_OUT1_11_V_address1();
    void thread_OUT1_11_V_ce0();
    void thread_OUT1_11_V_ce1();
    void thread_OUT1_11_V_d0();
    void thread_OUT1_11_V_d1();
    void thread_OUT1_11_V_we0();
    void thread_OUT1_11_V_we1();
    void thread_OUT1_13_V_address0();
    void thread_OUT1_13_V_address1();
    void thread_OUT1_13_V_ce0();
    void thread_OUT1_13_V_ce1();
    void thread_OUT1_13_V_d0();
    void thread_OUT1_13_V_d1();
    void thread_OUT1_13_V_we0();
    void thread_OUT1_13_V_we1();
    void thread_OUT1_15_V_address0();
    void thread_OUT1_15_V_address1();
    void thread_OUT1_15_V_ce0();
    void thread_OUT1_15_V_ce1();
    void thread_OUT1_15_V_d0();
    void thread_OUT1_15_V_d1();
    void thread_OUT1_15_V_we0();
    void thread_OUT1_15_V_we1();
    void thread_OUT1_17_V_address0();
    void thread_OUT1_17_V_address1();
    void thread_OUT1_17_V_ce0();
    void thread_OUT1_17_V_ce1();
    void thread_OUT1_17_V_d0();
    void thread_OUT1_17_V_d1();
    void thread_OUT1_17_V_we0();
    void thread_OUT1_17_V_we1();
    void thread_OUT1_19_V_address0();
    void thread_OUT1_19_V_address1();
    void thread_OUT1_19_V_ce0();
    void thread_OUT1_19_V_ce1();
    void thread_OUT1_19_V_d0();
    void thread_OUT1_19_V_d1();
    void thread_OUT1_19_V_we0();
    void thread_OUT1_19_V_we1();
    void thread_OUT1_1_V_address0();
    void thread_OUT1_1_V_address1();
    void thread_OUT1_1_V_ce0();
    void thread_OUT1_1_V_ce1();
    void thread_OUT1_1_V_d0();
    void thread_OUT1_1_V_d1();
    void thread_OUT1_1_V_we0();
    void thread_OUT1_1_V_we1();
    void thread_OUT1_21_V_address0();
    void thread_OUT1_21_V_address1();
    void thread_OUT1_21_V_ce0();
    void thread_OUT1_21_V_ce1();
    void thread_OUT1_21_V_d0();
    void thread_OUT1_21_V_d1();
    void thread_OUT1_21_V_we0();
    void thread_OUT1_21_V_we1();
    void thread_OUT1_23_V_address0();
    void thread_OUT1_23_V_address1();
    void thread_OUT1_23_V_ce0();
    void thread_OUT1_23_V_ce1();
    void thread_OUT1_23_V_d0();
    void thread_OUT1_23_V_d1();
    void thread_OUT1_23_V_we0();
    void thread_OUT1_23_V_we1();
    void thread_OUT1_25_V_address0();
    void thread_OUT1_25_V_address1();
    void thread_OUT1_25_V_ce0();
    void thread_OUT1_25_V_ce1();
    void thread_OUT1_25_V_d0();
    void thread_OUT1_25_V_d1();
    void thread_OUT1_25_V_we0();
    void thread_OUT1_25_V_we1();
    void thread_OUT1_27_V_address0();
    void thread_OUT1_27_V_address1();
    void thread_OUT1_27_V_ce0();
    void thread_OUT1_27_V_ce1();
    void thread_OUT1_27_V_d0();
    void thread_OUT1_27_V_d1();
    void thread_OUT1_27_V_we0();
    void thread_OUT1_27_V_we1();
    void thread_OUT1_29_V_address0();
    void thread_OUT1_29_V_address1();
    void thread_OUT1_29_V_ce0();
    void thread_OUT1_29_V_ce1();
    void thread_OUT1_29_V_d0();
    void thread_OUT1_29_V_d1();
    void thread_OUT1_29_V_we0();
    void thread_OUT1_29_V_we1();
    void thread_OUT1_31_V_address0();
    void thread_OUT1_31_V_address1();
    void thread_OUT1_31_V_ce0();
    void thread_OUT1_31_V_ce1();
    void thread_OUT1_31_V_d0();
    void thread_OUT1_31_V_d1();
    void thread_OUT1_31_V_we0();
    void thread_OUT1_31_V_we1();
    void thread_OUT1_3_V_address0();
    void thread_OUT1_3_V_address1();
    void thread_OUT1_3_V_ce0();
    void thread_OUT1_3_V_ce1();
    void thread_OUT1_3_V_d0();
    void thread_OUT1_3_V_d1();
    void thread_OUT1_3_V_we0();
    void thread_OUT1_3_V_we1();
    void thread_OUT1_5_V_address0();
    void thread_OUT1_5_V_address1();
    void thread_OUT1_5_V_ce0();
    void thread_OUT1_5_V_ce1();
    void thread_OUT1_5_V_d0();
    void thread_OUT1_5_V_d1();
    void thread_OUT1_5_V_we0();
    void thread_OUT1_5_V_we1();
    void thread_OUT1_7_V_address0();
    void thread_OUT1_7_V_address1();
    void thread_OUT1_7_V_ce0();
    void thread_OUT1_7_V_ce1();
    void thread_OUT1_7_V_d0();
    void thread_OUT1_7_V_d1();
    void thread_OUT1_7_V_we0();
    void thread_OUT1_7_V_we1();
    void thread_OUT1_9_V_address0();
    void thread_OUT1_9_V_address1();
    void thread_OUT1_9_V_ce0();
    void thread_OUT1_9_V_ce1();
    void thread_OUT1_9_V_d0();
    void thread_OUT1_9_V_d1();
    void thread_OUT1_9_V_we0();
    void thread_OUT1_9_V_we1();
    void thread_OUT2_0_V_address0();
    void thread_OUT2_0_V_address1();
    void thread_OUT2_0_V_ce0();
    void thread_OUT2_0_V_ce1();
    void thread_OUT2_0_V_d0();
    void thread_OUT2_0_V_d1();
    void thread_OUT2_0_V_we0();
    void thread_OUT2_0_V_we1();
    void thread_OUT2_10_V_address0();
    void thread_OUT2_10_V_address1();
    void thread_OUT2_10_V_ce0();
    void thread_OUT2_10_V_ce1();
    void thread_OUT2_10_V_d0();
    void thread_OUT2_10_V_d1();
    void thread_OUT2_10_V_we0();
    void thread_OUT2_10_V_we1();
    void thread_OUT2_11_V_address0();
    void thread_OUT2_11_V_address1();
    void thread_OUT2_11_V_ce0();
    void thread_OUT2_11_V_ce1();
    void thread_OUT2_11_V_d0();
    void thread_OUT2_11_V_d1();
    void thread_OUT2_11_V_we0();
    void thread_OUT2_11_V_we1();
    void thread_OUT2_12_V_address0();
    void thread_OUT2_12_V_address1();
    void thread_OUT2_12_V_ce0();
    void thread_OUT2_12_V_ce1();
    void thread_OUT2_12_V_d0();
    void thread_OUT2_12_V_d1();
    void thread_OUT2_12_V_we0();
    void thread_OUT2_12_V_we1();
    void thread_OUT2_13_V_address0();
    void thread_OUT2_13_V_address1();
    void thread_OUT2_13_V_ce0();
    void thread_OUT2_13_V_ce1();
    void thread_OUT2_13_V_d0();
    void thread_OUT2_13_V_d1();
    void thread_OUT2_13_V_we0();
    void thread_OUT2_13_V_we1();
    void thread_OUT2_14_V_address0();
    void thread_OUT2_14_V_address1();
    void thread_OUT2_14_V_ce0();
    void thread_OUT2_14_V_ce1();
    void thread_OUT2_14_V_d0();
    void thread_OUT2_14_V_d1();
    void thread_OUT2_14_V_we0();
    void thread_OUT2_14_V_we1();
    void thread_OUT2_15_V_address0();
    void thread_OUT2_15_V_address1();
    void thread_OUT2_15_V_ce0();
    void thread_OUT2_15_V_ce1();
    void thread_OUT2_15_V_d0();
    void thread_OUT2_15_V_d1();
    void thread_OUT2_15_V_we0();
    void thread_OUT2_15_V_we1();
    void thread_OUT2_16_V_address0();
    void thread_OUT2_16_V_address1();
    void thread_OUT2_16_V_ce0();
    void thread_OUT2_16_V_ce1();
    void thread_OUT2_16_V_d0();
    void thread_OUT2_16_V_d1();
    void thread_OUT2_16_V_we0();
    void thread_OUT2_16_V_we1();
    void thread_OUT2_17_V_address0();
    void thread_OUT2_17_V_address1();
    void thread_OUT2_17_V_ce0();
    void thread_OUT2_17_V_ce1();
    void thread_OUT2_17_V_d0();
    void thread_OUT2_17_V_d1();
    void thread_OUT2_17_V_we0();
    void thread_OUT2_17_V_we1();
    void thread_OUT2_18_V_address0();
    void thread_OUT2_18_V_address1();
    void thread_OUT2_18_V_ce0();
    void thread_OUT2_18_V_ce1();
    void thread_OUT2_18_V_d0();
    void thread_OUT2_18_V_d1();
    void thread_OUT2_18_V_we0();
    void thread_OUT2_18_V_we1();
    void thread_OUT2_19_V_address0();
    void thread_OUT2_19_V_address1();
    void thread_OUT2_19_V_ce0();
    void thread_OUT2_19_V_ce1();
    void thread_OUT2_19_V_d0();
    void thread_OUT2_19_V_d1();
    void thread_OUT2_19_V_we0();
    void thread_OUT2_19_V_we1();
    void thread_OUT2_1_V_address0();
    void thread_OUT2_1_V_address1();
    void thread_OUT2_1_V_ce0();
    void thread_OUT2_1_V_ce1();
    void thread_OUT2_1_V_d0();
    void thread_OUT2_1_V_d1();
    void thread_OUT2_1_V_we0();
    void thread_OUT2_1_V_we1();
    void thread_OUT2_20_V_address0();
    void thread_OUT2_20_V_address1();
    void thread_OUT2_20_V_ce0();
    void thread_OUT2_20_V_ce1();
    void thread_OUT2_20_V_d0();
    void thread_OUT2_20_V_d1();
    void thread_OUT2_20_V_we0();
    void thread_OUT2_20_V_we1();
    void thread_OUT2_21_V_address0();
    void thread_OUT2_21_V_address1();
    void thread_OUT2_21_V_ce0();
    void thread_OUT2_21_V_ce1();
    void thread_OUT2_21_V_d0();
    void thread_OUT2_21_V_d1();
    void thread_OUT2_21_V_we0();
    void thread_OUT2_21_V_we1();
    void thread_OUT2_22_V_address0();
    void thread_OUT2_22_V_address1();
    void thread_OUT2_22_V_ce0();
    void thread_OUT2_22_V_ce1();
    void thread_OUT2_22_V_d0();
    void thread_OUT2_22_V_d1();
    void thread_OUT2_22_V_we0();
    void thread_OUT2_22_V_we1();
    void thread_OUT2_23_V_address0();
    void thread_OUT2_23_V_address1();
    void thread_OUT2_23_V_ce0();
    void thread_OUT2_23_V_ce1();
    void thread_OUT2_23_V_d0();
    void thread_OUT2_23_V_d1();
    void thread_OUT2_23_V_we0();
    void thread_OUT2_23_V_we1();
    void thread_OUT2_24_V_address0();
    void thread_OUT2_24_V_address1();
    void thread_OUT2_24_V_ce0();
    void thread_OUT2_24_V_ce1();
    void thread_OUT2_24_V_d0();
    void thread_OUT2_24_V_d1();
    void thread_OUT2_24_V_we0();
    void thread_OUT2_24_V_we1();
    void thread_OUT2_25_V_address0();
    void thread_OUT2_25_V_address1();
    void thread_OUT2_25_V_ce0();
    void thread_OUT2_25_V_ce1();
    void thread_OUT2_25_V_d0();
    void thread_OUT2_25_V_d1();
    void thread_OUT2_25_V_we0();
    void thread_OUT2_25_V_we1();
    void thread_OUT2_26_V_address0();
    void thread_OUT2_26_V_address1();
    void thread_OUT2_26_V_ce0();
    void thread_OUT2_26_V_ce1();
    void thread_OUT2_26_V_d0();
    void thread_OUT2_26_V_d1();
    void thread_OUT2_26_V_we0();
    void thread_OUT2_26_V_we1();
    void thread_OUT2_27_V_address0();
    void thread_OUT2_27_V_address1();
    void thread_OUT2_27_V_ce0();
    void thread_OUT2_27_V_ce1();
    void thread_OUT2_27_V_d0();
    void thread_OUT2_27_V_d1();
    void thread_OUT2_27_V_we0();
    void thread_OUT2_27_V_we1();
    void thread_OUT2_28_V_address0();
    void thread_OUT2_28_V_address1();
    void thread_OUT2_28_V_ce0();
    void thread_OUT2_28_V_ce1();
    void thread_OUT2_28_V_d0();
    void thread_OUT2_28_V_d1();
    void thread_OUT2_28_V_we0();
    void thread_OUT2_28_V_we1();
    void thread_OUT2_29_V_address0();
    void thread_OUT2_29_V_address1();
    void thread_OUT2_29_V_ce0();
    void thread_OUT2_29_V_ce1();
    void thread_OUT2_29_V_d0();
    void thread_OUT2_29_V_d1();
    void thread_OUT2_29_V_we0();
    void thread_OUT2_29_V_we1();
    void thread_OUT2_2_V_address0();
    void thread_OUT2_2_V_address1();
    void thread_OUT2_2_V_ce0();
    void thread_OUT2_2_V_ce1();
    void thread_OUT2_2_V_d0();
    void thread_OUT2_2_V_d1();
    void thread_OUT2_2_V_we0();
    void thread_OUT2_2_V_we1();
    void thread_OUT2_30_V_address0();
    void thread_OUT2_30_V_address1();
    void thread_OUT2_30_V_ce0();
    void thread_OUT2_30_V_ce1();
    void thread_OUT2_30_V_d0();
    void thread_OUT2_30_V_d1();
    void thread_OUT2_30_V_we0();
    void thread_OUT2_30_V_we1();
    void thread_OUT2_31_V_address0();
    void thread_OUT2_31_V_address1();
    void thread_OUT2_31_V_ce0();
    void thread_OUT2_31_V_ce1();
    void thread_OUT2_31_V_d0();
    void thread_OUT2_31_V_d1();
    void thread_OUT2_31_V_we0();
    void thread_OUT2_31_V_we1();
    void thread_OUT2_3_V_address0();
    void thread_OUT2_3_V_address1();
    void thread_OUT2_3_V_ce0();
    void thread_OUT2_3_V_ce1();
    void thread_OUT2_3_V_d0();
    void thread_OUT2_3_V_d1();
    void thread_OUT2_3_V_we0();
    void thread_OUT2_3_V_we1();
    void thread_OUT2_4_V_address0();
    void thread_OUT2_4_V_address1();
    void thread_OUT2_4_V_ce0();
    void thread_OUT2_4_V_ce1();
    void thread_OUT2_4_V_d0();
    void thread_OUT2_4_V_d1();
    void thread_OUT2_4_V_we0();
    void thread_OUT2_4_V_we1();
    void thread_OUT2_5_V_address0();
    void thread_OUT2_5_V_address1();
    void thread_OUT2_5_V_ce0();
    void thread_OUT2_5_V_ce1();
    void thread_OUT2_5_V_d0();
    void thread_OUT2_5_V_d1();
    void thread_OUT2_5_V_we0();
    void thread_OUT2_5_V_we1();
    void thread_OUT2_6_V_address0();
    void thread_OUT2_6_V_address1();
    void thread_OUT2_6_V_ce0();
    void thread_OUT2_6_V_ce1();
    void thread_OUT2_6_V_d0();
    void thread_OUT2_6_V_d1();
    void thread_OUT2_6_V_we0();
    void thread_OUT2_6_V_we1();
    void thread_OUT2_7_V_address0();
    void thread_OUT2_7_V_address1();
    void thread_OUT2_7_V_ce0();
    void thread_OUT2_7_V_ce1();
    void thread_OUT2_7_V_d0();
    void thread_OUT2_7_V_d1();
    void thread_OUT2_7_V_we0();
    void thread_OUT2_7_V_we1();
    void thread_OUT2_8_V_address0();
    void thread_OUT2_8_V_address1();
    void thread_OUT2_8_V_ce0();
    void thread_OUT2_8_V_ce1();
    void thread_OUT2_8_V_d0();
    void thread_OUT2_8_V_d1();
    void thread_OUT2_8_V_we0();
    void thread_OUT2_8_V_we1();
    void thread_OUT2_9_V_address0();
    void thread_OUT2_9_V_address1();
    void thread_OUT2_9_V_ce0();
    void thread_OUT2_9_V_ce1();
    void thread_OUT2_9_V_d0();
    void thread_OUT2_9_V_d1();
    void thread_OUT2_9_V_we0();
    void thread_OUT2_9_V_we1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
