#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6291855e37b0 .scope module, "tb_working" "tb_working" 2 3;
 .timescale -9 -12;
v0x629185644600_0 .net "LATCH", 0 0, v0x629185642650_0;  1 drivers
v0x6291856446c0_0 .net "LP_CLK", 0 0, v0x629185642730_0;  1 drivers
v0x629185644760_0 .net "NOE", 0 0, v0x6291856427f0_0;  1 drivers
v0x629185644830_0 .net "RGB0", 2 0, v0x629185642890_0;  1 drivers
v0x629185644900_0 .net "RGB1", 2 0, v0x629185642970_0;  1 drivers
v0x6291856449a0_0 .net "ROW", 4 0, v0x629185642aa0_0;  1 drivers
v0x629185644a70_0 .var "clk_25mhz", 0 0;
v0x629185644b60_0 .var/i "cycle_count", 31 0;
S_0x6291855e3340 .scope module, "dut" "led_matrix_testsim" 2 12, 3 5 0, S_0x6291855e37b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /OUTPUT 1 "LP_CLK";
    .port_info 2 /OUTPUT 1 "LATCH";
    .port_info 3 /OUTPUT 1 "NOE";
    .port_info 4 /OUTPUT 3 "RGB0";
    .port_info 5 /OUTPUT 3 "RGB1";
    .port_info 6 /OUTPUT 5 "ROW";
P_0x629185614ec0 .param/l "BIT_DEPTH" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x629185614f00 .param/l "CONFIG_REG1" 1 3 24, C4<00001>;
P_0x629185614f40 .param/l "CONFIG_REG2" 1 3 25, C4<00010>;
P_0x629185614f80 .param/l "DATA_LATCH" 1 3 29, C4<00110>;
P_0x629185614fc0 .param/l "DISPLAY" 1 3 30, C4<00111>;
P_0x629185615000 .param/l "IDLE" 1 3 26, C4<00011>;
P_0x629185615040 .param/l "INIT" 1 3 23, C4<00000>;
P_0x629185615080 .param/l "LOAD_ROW" 1 3 27, C4<00100>;
P_0x6291856150c0 .param/l "NEXT_BIT" 1 3 31, C4<01000>;
P_0x629185615100 .param/l "NEXT_ROW" 1 3 32, C4<01001>;
P_0x629185615140 .param/l "NUM_COLS" 0 3 19, +C4<00000000000000000000000001000000>;
P_0x629185615180 .param/l "NUM_ROWS" 0 3 18, +C4<00000000000000000000000000100000>;
P_0x6291856151c0 .param/l "SHIFT_DATA" 1 3 28, C4<00101>;
v0x629185642650_0 .var "LATCH", 0 0;
v0x629185642730_0 .var "LP_CLK", 0 0;
v0x6291856427f0_0 .var "NOE", 0 0;
v0x629185642890_0 .var "RGB0", 2 0;
v0x629185642970_0 .var "RGB1", 2 0;
v0x629185642aa0_0 .var "ROW", 4 0;
v0x629185642b80_0 .net *"_ivl_3", 4 0, L_0x629185644cd0;  1 drivers
v0x629185642c60_0 .net "actual_col", 5 0, L_0x629185644c00;  1 drivers
v0x629185642d40_0 .net "bit_b0", 0 0, L_0x629185645a70;  1 drivers
v0x629185642e00_0 .net "bit_b1", 0 0, L_0x629185645e10;  1 drivers
v0x629185642ec0_0 .net "bit_g0", 0 0, L_0x629185645880;  1 drivers
v0x629185642f80_0 .net "bit_g1", 0 0, L_0x629185645d70;  1 drivers
v0x629185643040_0 .var "bit_plane", 2 0;
v0x629185643120_0 .net "bit_r0", 0 0, L_0x6291856457b0;  1 drivers
v0x6291856431e0_0 .net "bit_r1", 0 0, L_0x629185645b60;  1 drivers
v0x6291856432a0_0 .net "clk_25mhz", 0 0, v0x629185644a70_0;  1 drivers
v0x629185643340_0 .var "clk_div", 2 0;
v0x629185643400_0 .var "clk_en", 0 0;
v0x6291856434c0_0 .var "col_counter", 7 0;
v0x6291856435a0_0 .var "config_done", 0 0;
v0x629185643660_0 .var "display_counter", 15 0;
v0x629185643740_0 .var "le_pulse_count", 3 0;
v0x629185643820_0 .net "mem_data", 23 0, v0x6291856424a0_0;  1 drivers
v0x6291856438e0_0 .var "mem_rd", 0 0;
v0x629185643980_0 .net "pixel_addr", 10 0, L_0x629185644dd0;  1 drivers
v0x629185643a20_0 .net "pixel_b0", 3 0, L_0x6291856453e0;  1 drivers
v0x629185643ac0_0 .net "pixel_b0_full", 7 0, L_0x629185645120;  1 drivers
v0x629185643ba0_0 .net "pixel_b1", 3 0, L_0x629185645670;  1 drivers
v0x629185643c80_0 .net "pixel_g0", 3 0, L_0x6291856452a0;  1 drivers
v0x629185643d60_0 .net "pixel_g0_full", 7 0, L_0x629185645080;  1 drivers
v0x629185643e40_0 .net "pixel_g1", 3 0, L_0x6291856455d0;  1 drivers
v0x629185643f20_0 .net "pixel_r0", 3 0, L_0x629185645200;  1 drivers
v0x629185644000_0 .net "pixel_r0_full", 7 0, L_0x629185644f60;  1 drivers
v0x6291856440e0_0 .net "pixel_r1", 3 0, L_0x6291856454d0;  1 drivers
v0x6291856441c0_0 .var "row_counter", 5 0;
v0x6291856442a0_0 .var "rst_counter", 7 0;
v0x629185644380_0 .var "rst_n", 0 0;
v0x629185644440_0 .var "state", 4 0;
E_0x6291855d73d0 .event posedge, v0x6291855e63b0_0;
L_0x629185644c00 .part v0x6291856434c0_0, 0, 6;
L_0x629185644cd0 .part v0x6291856441c0_0, 0, 5;
L_0x629185644dd0 .concat [ 6 5 0 0], L_0x629185644c00, L_0x629185644cd0;
L_0x629185644f60 .part v0x6291856424a0_0, 16, 8;
L_0x629185645080 .part v0x6291856424a0_0, 8, 8;
L_0x629185645120 .part v0x6291856424a0_0, 0, 8;
L_0x629185645200 .part L_0x629185644f60, 4, 4;
L_0x6291856452a0 .part L_0x629185645080, 4, 4;
L_0x6291856453e0 .part L_0x629185645120, 4, 4;
L_0x6291856454d0 .part L_0x629185644f60, 0, 4;
L_0x6291856455d0 .part L_0x629185645080, 0, 4;
L_0x629185645670 .part L_0x629185645120, 0, 4;
L_0x6291856457b0 .part/v L_0x629185645200, v0x629185643040_0, 1;
L_0x629185645880 .part/v L_0x6291856452a0, v0x629185643040_0, 1;
L_0x629185645a70 .part/v L_0x6291856453e0, v0x629185643040_0, 1;
L_0x629185645b60 .part/v L_0x6291856454d0, v0x629185643040_0, 1;
L_0x629185645d70 .part/v L_0x6291856455d0, v0x629185643040_0, 1;
L_0x629185645e10 .part/v L_0x629185645670, v0x629185643040_0, 1;
S_0x6291855f3330 .scope module, "mem_single" "memory" 3 65, 3 284 0, S_0x6291855e3340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "address";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /OUTPUT 24 "rdata";
P_0x6291855f8c80 .param/l "size" 0 3 285, +C4<00000000000000000000011111111111>;
P_0x6291855f8cc0 .param/l "width" 0 3 286, +C4<00000000000000000000000000001010>;
v0x62918561fa90 .array "MEM", 2047 0, 23 0;
v0x629185624e20_0 .net "address", 10 0, L_0x629185644dd0;  alias, 1 drivers
v0x6291855e63b0_0 .net "clk", 0 0, v0x629185644a70_0;  alias, 1 drivers
v0x6291855e6930_0 .net "rd", 0 0, v0x6291856438e0_0;  1 drivers
v0x6291856424a0_0 .var "rdata", 23 0;
E_0x629185624040 .event negedge, v0x6291855e63b0_0;
    .scope S_0x6291855f3330;
T_0 ;
    %vpi_call 3 297 "$readmemh", "image.hex", v0x62918561fa90 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x6291855f3330;
T_1 ;
    %wait E_0x629185624040;
    %load/vec4 v0x6291855e6930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x629185624e20_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x62918561fa90, 4;
    %assign/vec4 v0x6291856424a0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6291855e3340;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x629185644440_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x629185643660_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6291856434c0_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x6291856441c0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x629185643040_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x629185643740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x629185644380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6291856442a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x629185643400_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x629185643340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6291856435a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6291856438e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x6291855e3340;
T_3 ;
    %wait E_0x6291855d73d0;
    %load/vec4 v0x6291856442a0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x6291856442a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6291856442a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185644380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x629185644380_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6291855e3340;
T_4 ;
    %wait E_0x6291855d73d0;
    %load/vec4 v0x629185643340_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x629185643340_0, 0;
    %load/vec4 v0x629185643340_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x629185643400_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6291855e3340;
T_5 ;
    %wait E_0x6291855d73d0;
    %load/vec4 v0x629185644380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856427f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x629185642aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6291856434c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6291856441c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185643040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x629185643660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6291856438e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6291856435a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x629185643400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856427f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642970_0, 0;
    %load/vec4 v0x629185644440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x6291856435a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x629185643740_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_5.18, 5;
    %load/vec4 v0x629185642730_0;
    %inv;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %load/vec4 v0x629185642730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642970_0, 0;
    %load/vec4 v0x629185643740_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
T_5.20 ;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.19 ;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x629185643740_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_5.22, 5;
    %load/vec4 v0x629185642730_0;
    %inv;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %load/vec4 v0x629185642730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642970_0, 0;
    %load/vec4 v0x629185643740_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
T_5.24 ;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856435a0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.23 ;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856438e0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856438e0_0, 0;
    %load/vec4 v0x6291856441c0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x629185642aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6291856434c0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x6291856434c0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_5.26, 5;
    %load/vec4 v0x629185642730_0;
    %inv;
    %assign/vec4 v0x629185642730_0, 0;
    %load/vec4 v0x629185642730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v0x629185643120_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642890_0, 4, 5;
    %load/vec4 v0x629185642ec0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642890_0, 4, 5;
    %load/vec4 v0x629185642d40_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642890_0, 4, 5;
    %load/vec4 v0x6291856431e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642970_0, 4, 5;
    %load/vec4 v0x629185642f80_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642970_0, 4, 5;
    %load/vec4 v0x629185642e00_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x629185642970_0, 4, 5;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x6291856434c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6291856434c0_0, 0;
T_5.29 ;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185642970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6291856438e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.27 ;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x629185643740_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_5.30, 5;
    %load/vec4 v0x629185642730_0;
    %inv;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %load/vec4 v0x629185642730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.32, 8;
    %load/vec4 v0x629185643740_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
T_5.32 ;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x629185642730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x629185643740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x629185643660_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.31 ;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6291856427f0_0, 0;
    %load/vec4 v0x629185643660_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x629185643660_0, 0;
    %load/vec4 v0x629185643040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.39;
T_5.34 ;
    %load/vec4 v0x629185643660_0;
    %cmpi/u 50, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.40, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.40 ;
    %jmp T_5.39;
T_5.35 ;
    %load/vec4 v0x629185643660_0;
    %cmpi/u 100, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.42, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.42 ;
    %jmp T_5.39;
T_5.36 ;
    %load/vec4 v0x629185643660_0;
    %cmpi/u 200, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.44, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.44 ;
    %jmp T_5.39;
T_5.37 ;
    %load/vec4 v0x629185643660_0;
    %cmpi/u 400, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.46, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.46 ;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6291856427f0_0, 0;
    %load/vec4 v0x629185643040_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.48, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x629185643040_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.49;
T_5.48 ;
    %load/vec4 v0x629185643040_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x629185643040_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
T_5.49 ;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x6291856441c0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.50, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6291856441c0_0, 0;
    %jmp T_5.51;
T_5.50 ;
    %load/vec4 v0x6291856441c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6291856441c0_0, 0;
T_5.51 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x629185644440_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6291855e37b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x629185644a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x629185644b60_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x6291855e37b0;
T_7 ;
    %delay 20000, 0;
    %load/vec4 v0x629185644a70_0;
    %inv;
    %store/vec4 v0x629185644a70_0, 0, 1;
    %load/vec4 v0x629185644a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x629185644b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x629185644b60_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6291855e37b0;
T_8 ;
    %wait E_0x6291855d73d0;
    %load/vec4 v0x629185644b60_0;
    %cmpi/e 256, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 34 "$display", "=== CICLO 256 ===" {0 0 0};
    %vpi_call 2 35 "$display", "rst_n = %b", v0x629185644380_0 {0 0 0};
    %vpi_call 2 36 "$display", "state = %d", v0x629185644440_0 {0 0 0};
    %vpi_call 2 37 "$display", "config_done = %b", v0x6291856435a0_0 {0 0 0};
T_8.0 ;
    %load/vec4 v0x629185644b60_0;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 41 "$display", "=== CICLO 512 ===" {0 0 0};
    %vpi_call 2 42 "$display", "state = %d", v0x629185644440_0 {0 0 0};
    %vpi_call 2 43 "$display", "row_counter = %d", v0x6291856441c0_0 {0 0 0};
    %vpi_call 2 44 "$display", "col_counter = %d", v0x6291856434c0_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x629185644b60_0;
    %pushi/vec4 1000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x629185644b60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %vpi_call 2 49 "$display", "Ciclo %6d: state=%d, row=%d, col=%d, bit_plane=%d", v0x629185644b60_0, v0x629185644440_0, v0x6291856441c0_0, v0x6291856434c0_0, v0x629185643040_0 {0 0 0};
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x6291855e37b0;
T_9 ;
    %vpi_call 2 56 "$dumpfile", "working.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6291855e37b0 {0 0 0};
    %vpi_call 2 59 "$display", "========================================" {0 0 0};
    %vpi_call 2 60 "$display", "INICIANDO SIMULACI\303\223N LED MATRIX CONTROLLER" {0 0 0};
    %vpi_call 2 61 "$display", "========================================" {0 0 0};
    %delay 2000000000, 0;
    %vpi_call 2 66 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 67 "$display", "SIMULACI\303\223N COMPLETADA" {0 0 0};
    %vpi_call 2 68 "$display", "Ciclos totales: %d", v0x629185644b60_0 {0 0 0};
    %vpi_call 2 69 "$display", "Estado final: %d", v0x629185644440_0 {0 0 0};
    %vpi_call 2 70 "$display", "\303\232ltima fila: %d", v0x629185642aa0_0 {0 0 0};
    %vpi_call 2 71 "$display", "========================================" {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x6291855e37b0;
T_10 ;
    %wait E_0x6291855d73d0;
    %load/vec4 v0x629185644b60_0;
    %cmpi/s 300, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_10.2, 5;
    %load/vec4 v0x629185644440_0;
    %pushi/vec4 31, 31, 5;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 79 "$display", "ERROR: Estado 'state' sigue en X despu\303\251s de 300 ciclos!" {0 0 0};
    %vpi_call 2 80 "$display", "rst_n = %b, rst_counter = %d", v0x629185644380_0, v0x6291856442a0_0 {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_working.v";
    "led_matrix_testsim.v";
