{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606367475981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606367475993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 23:11:15 2020 " "Processing started: Wed Nov 25 23:11:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606367475993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367475993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367475993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606367477488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606367477489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 3 3 " "Found 3 design units, including 3 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367491711 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD " "Found entity 2: BCD" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367491711 ""} { "Info" "ISGN_ENTITY_NAME" "3 SSD_converter " "Found entity 3: SSD_converter" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367491711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367491711 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(8) " "Verilog HDL Instantiation warning at test.v(8): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606367491713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(10) " "Verilog HDL Instantiation warning at test.v(10): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606367491713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(11) " "Verilog HDL Instantiation warning at test.v(11): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606367491713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606367491913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:comb_3 " "Elaborating entity \"BCD\" for hierarchy \"BCD:comb_3\"" {  } { { "test.v" "comb_3" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367491930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(32) " "Verilog HDL assignment warning at test.v(32): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 test.v(33) " "Verilog HDL assignment warning at test.v(33): truncated value with size 32 to match size of target (12)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(34) " "Verilog HDL assignment warning at test.v(34): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 test.v(35) " "Verilog HDL assignment warning at test.v(35): truncated value with size 32 to match size of target (12)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(36) " "Verilog HDL assignment warning at test.v(36): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(37) " "Verilog HDL assignment warning at test.v(37): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606367491931 "|test|BCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter SSD_converter:comb_4 " "Elaborating entity \"SSD_converter\" for hierarchy \"SSD_converter:comb_4\"" {  } { { "test.v" "comb_4" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367491942 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:comb_3\|Mod0\"" {  } { { "test.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606367492352 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:comb_3\|Mod1\"" {  } { { "test.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606367492352 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:comb_3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:comb_3\|Div2\"" {  } { { "test.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606367492352 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD:comb_3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD:comb_3\|Mod2\"" {  } { { "test.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606367492352 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606367492352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD:comb_3\|lpm_divide:Mod0\"" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367492480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492480 ""}  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606367492480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:comb_3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BCD:comb_3\|lpm_divide:Mod1\"" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367492717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:comb_3\|lpm_divide:Mod1 " "Instantiated megafunction \"BCD:comb_3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492717 ""}  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606367492717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367492930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367492930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:comb_3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD:comb_3\|lpm_divide:Div2\"" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367492957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:comb_3\|lpm_divide:Div2 " "Instantiated megafunction \"BCD:comb_3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367492957 ""}  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606367492957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367493049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367493049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367493106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367493106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367493166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367493166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD:comb_3\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BCD:comb_3\|lpm_divide:Mod2\"" {  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367493193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD:comb_3\|lpm_divide:Mod2 " "Instantiated megafunction \"BCD:comb_3\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367493193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367493193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367493193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606367493193 ""}  } { { "test.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/test.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606367493193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606367493288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367493288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606367493529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606367493752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606367494178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606367494178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606367494270 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606367494270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606367494270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606367494270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606367494292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 23:11:34 2020 " "Processing ended: Wed Nov 25 23:11:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606367494292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606367494292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606367494292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606367494292 ""}
