vendor_name = ModelSim
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_transmitter.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_tfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_sync_flops.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_rfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_regs.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_receiver.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/uart_debug_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/timescale.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/raminfr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wishbone_bus_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_slave_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_rf.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_pri_enc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_pri_dec.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_msel.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_master_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/wb_conmax_arb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/regfile.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/pc_reg.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/openmips_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/openmips_min_sopc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/openmips.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/mem_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/inst_rom.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/if_id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/id_ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/gpio_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/gpio_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/ex_mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/div.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/data_ram.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/ctrl.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/csr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/inst_rom.data
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/db/altsyncram_u9c1.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/db/mult_7dt.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_rom_uart_gpio/db/add_sub_pvi.tdf
design_name = openmips_min_sopc
instance = comp, \uart_out~output , uart_out~output, openmips_min_sopc, 1
instance = comp, \gpio_o[0]~output , gpio_o[0]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[1]~output , gpio_o[1]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[2]~output , gpio_o[2]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[3]~output , gpio_o[3]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[4]~output , gpio_o[4]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[5]~output , gpio_o[5]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[6]~output , gpio_o[6]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[7]~output , gpio_o[7]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[8]~output , gpio_o[8]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[9]~output , gpio_o[9]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[10]~output , gpio_o[10]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[11]~output , gpio_o[11]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[12]~output , gpio_o[12]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[13]~output , gpio_o[13]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[14]~output , gpio_o[14]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[15]~output , gpio_o[15]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[16]~output , gpio_o[16]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[17]~output , gpio_o[17]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[18]~output , gpio_o[18]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[19]~output , gpio_o[19]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[20]~output , gpio_o[20]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[21]~output , gpio_o[21]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[22]~output , gpio_o[22]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[23]~output , gpio_o[23]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[24]~output , gpio_o[24]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[25]~output , gpio_o[25]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[26]~output , gpio_o[26]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[27]~output , gpio_o[27]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[28]~output , gpio_o[28]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[29]~output , gpio_o[29]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[30]~output , gpio_o[30]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[31]~output , gpio_o[31]~output, openmips_min_sopc, 1
instance = comp, \clk~input , clk~input, openmips_min_sopc, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, openmips_min_sopc, 1
instance = comp, \rst~input , rst~input, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~6 , openmips0|div0|cnt[0]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4]~17 , openmips0|div0|cnt[4]~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5]~19 , openmips0|div0|cnt[5]~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~16 , openmips0|if_id0|id_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~19 , openmips0|if_id0|id_inst~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[22] , openmips0|if_id0|id_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~2 , openmips0|id_ex0|ex_aluop~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~12 , openmips0|if_id0|id_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~13 , openmips0|if_id0|id_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[2] , openmips0|if_id0|id_inst[2], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~7 , inst_rom0|inst_mem~7, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~6 , inst_rom0|inst_mem~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~9 , openmips0|if_id0|id_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[5] , openmips0|if_id0|id_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~2 , openmips0|id0|Selector6~2, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~13 , inst_rom0|inst_mem~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~20 , openmips0|if_id0|id_inst~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[12] , openmips0|if_id0|id_inst[12], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~1 , inst_rom0|inst_mem~1, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~2 , inst_rom0|inst_mem~2, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~3 , inst_rom0|inst_mem~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~7 , openmips0|if_id0|id_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[13] , openmips0|if_id0|id_inst[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder2~0 , openmips0|id0|Decoder2~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~5 , openmips0|if_id0|id_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~6 , openmips0|if_id0|id_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[28] , openmips0|if_id0|id_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~0 , openmips0|id0|Mux24~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux18~0 , openmips0|id0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~4 , openmips0|id0|Decoder3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always0~0 , openmips0|id0|always0~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~0 , openmips0|id0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~1 , openmips0|id0|Selector6~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~11 , openmips0|if_id0|id_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[17] , openmips0|if_id0|id_inst[17], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~8 , inst_rom0|inst_mem~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~10 , openmips0|if_id0|id_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[0] , openmips0|if_id0|id_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~24 , openmips0|id_ex0|ex_aluop~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~20 , openmips0|id_ex0|ex_aluop~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~21 , openmips0|id_ex0|ex_aluop~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[2] , openmips0|id_ex0|ex_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~6 , openmips0|id0|Selector12~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~0 , openmips0|id0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~3 , openmips0|id0|Selector3~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~1 , openmips0|id0|Selector3~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~0 , openmips0|id0|Mux15~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~2 , openmips0|id0|Selector3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~4 , openmips0|id0|Selector3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~22 , openmips0|id_ex0|ex_aluop~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~23 , openmips0|id_ex0|ex_aluop~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[5] , openmips0|id_ex0|ex_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm~0 , openmips0|id0|imm~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~0 , openmips0|id0|Equal9~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~14 , openmips0|id_ex0|ex_aluop~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~15 , openmips0|id_ex0|ex_aluop~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~16 , openmips0|id_ex0|ex_aluop~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~17 , openmips0|id_ex0|ex_aluop~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[7] , openmips0|id_ex0|ex_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr9~0 , openmips0|id0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~12 , openmips0|id0|Selector12~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux20~0 , openmips0|id0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~13 , openmips0|id0|Selector12~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~13 , openmips0|id0|Selector9~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~0 , openmips0|id0|wd_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~14 , openmips0|id0|Selector9~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~18 , openmips0|id_ex0|ex_aluop~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~19 , openmips0|id_ex0|ex_aluop~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[0] , openmips0|id_ex0|ex_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~0 , openmips0|ex0|WideOr8~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~7 , openmips0|id0|Selector12~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~11 , openmips0|id0|Selector9~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~23 , openmips0|id0|Selector9~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~12 , openmips0|id0|Selector9~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~8 , openmips0|id_ex0|ex_aluop~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~9 , openmips0|id_ex0|ex_aluop~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~9 , openmips0|id0|Selector9~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~5 , openmips0|id_ex0|ex_aluop~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~10 , openmips0|id_ex0|ex_aluop~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~11 , openmips0|id_ex0|ex_aluop~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[4] , openmips0|id_ex0|ex_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~3 , openmips0|id0|Decoder3~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~10 , openmips0|id0|Selector12~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~8 , openmips0|id0|Selector12~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~2 , openmips0|id0|Selector7~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~9 , openmips0|id0|Selector12~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~11 , openmips0|id0|Selector12~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~10 , openmips0|id0|Selector9~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~6 , openmips0|id_ex0|ex_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~7 , openmips0|id_ex0|ex_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[6] , openmips0|id_ex0|ex_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~6 , openmips0|id0|Selector9~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~22 , openmips0|id0|Selector9~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~7 , openmips0|id0|Selector9~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~8 , openmips0|id0|Selector9~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~3 , openmips0|id_ex0|ex_aluop~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~4 , openmips0|id_ex0|ex_aluop~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[3] , openmips0|id_ex0|ex_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~0 , openmips0|ex0|opdata1_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~1 , openmips0|ex0|WideOr8~1, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[3]~3 , openmips0|ctrl0|stall[3]~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~10 , openmips0|ex_mem0|mem_aluop~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~4 , openmips0|ex_mem0|mem_aluop~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[2] , openmips0|ex_mem0|mem_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~5 , openmips0|ex_mem0|mem_aluop~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[3] , openmips0|ex_mem0|mem_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~3 , openmips0|ex_mem0|mem_aluop~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[1] , openmips0|ex_mem0|mem_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~7 , openmips0|ex_mem0|mem_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[6] , openmips0|ex_mem0|mem_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~6 , openmips0|ex_mem0|mem_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[5] , openmips0|ex_mem0|mem_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~9 , openmips0|ex_mem0|mem_aluop~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[4] , openmips0|ex_mem0|mem_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~8 , openmips0|ex_mem0|mem_aluop~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[7] , openmips0|ex_mem0|mem_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o~2 , openmips0|mem0|mem_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~8 , openmips0|mem0|wdata_o[23]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~9 , openmips0|id_ex0|ex_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[26] , openmips0|id_ex0|ex_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~8 , openmips0|id_ex0|ex_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[5] , openmips0|id_ex0|ex_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~5 , openmips0|id_ex0|ex_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[2] , openmips0|id_ex0|ex_inst[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~4 , openmips0|id_ex0|ex_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[0] , openmips0|id_ex0|ex_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~7 , openmips0|id_ex0|ex_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[4] , openmips0|id_ex0|ex_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~6 , openmips0|id_ex0|ex_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[3] , openmips0|id_ex0|ex_inst[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~0 , openmips0|ex0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~1 , openmips0|ex0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[1]~0 , openmips0|div0|result_o[1]~0, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~19 , inst_rom0|inst_mem~19, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~18 , inst_rom0|inst_mem~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~25 , openmips0|if_id0|id_inst~25, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[7] , openmips0|if_id0|id_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~1 , openmips0|id_ex0|ex_inst~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[7] , openmips0|id_ex0|ex_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~2 , openmips0|id0|imm[4]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~1 , openmips0|id0|imm[4]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[4]~3 , openmips0|id0|imm[4]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~1 , openmips0|id0|Selector12~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~0 , openmips0|id0|Selector12~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~2 , openmips0|id0|Selector12~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~2 , openmips0|id0|Decoder3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~3 , openmips0|id0|Selector12~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~4 , openmips0|id0|Selector12~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~5 , openmips0|id0|Selector12~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~14 , openmips0|id0|Selector12~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~1 , openmips0|id0|wd_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~2 , openmips0|id_ex0|ex_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[3] , openmips0|id_ex0|ex_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~27 , openmips0|if_id0|id_inst~27, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[11] , openmips0|if_id0|id_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~3 , openmips0|id_ex0|ex_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[4] , openmips0|id_ex0|ex_wd[4], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~14 , inst_rom0|inst_mem~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~22 , openmips0|if_id0|id_inst~22, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[16] , openmips0|if_id0|id_inst[16], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~5 , openmips0|id0|Decoder3~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~6 , openmips0|id0|reg1_addr_o[1]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~1 , openmips0|id_ex0|ex_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[0] , openmips0|id_ex0|ex_wd[0], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~16 , inst_rom0|inst_mem~16, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~17 , inst_rom0|inst_mem~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~24 , openmips0|if_id0|id_inst~24, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[8] , openmips0|if_id0|id_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~0 , openmips0|id_ex0|ex_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[1] , openmips0|id_ex0|ex_wd[1], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~15 , inst_rom0|inst_mem~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~23 , openmips0|if_id0|id_inst~23, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[15] , openmips0|if_id0|id_inst[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~7 , openmips0|id0|reg1_addr_o[0]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~1 , openmips0|id0|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~2 , openmips0|id0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~2 , openmips0|ex_mem0|mem_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[1] , openmips0|ex_mem0|mem_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~3 , openmips0|ex_mem0|mem_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[0] , openmips0|ex_mem0|mem_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal17~0 , openmips0|id0|Equal17~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~0 , openmips0|ex_mem0|mem_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[3] , openmips0|ex_mem0|mem_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~24 , openmips0|id0|Selector9~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~15 , openmips0|id0|Selector9~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~16 , openmips0|id0|Selector9~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~17 , openmips0|id0|Selector9~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~0 , openmips0|id_ex0|ex_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~1 , openmips0|id_ex0|ex_wreg~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg , openmips0|id_ex0|ex_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg~0 , openmips0|ex_mem0|mem_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg , openmips0|ex_mem0|mem_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~1 , openmips0|ex_mem0|mem_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[4] , openmips0|ex_mem0|mem_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~16 , openmips0|id0|reg1_o[2]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~17 , openmips0|id0|reg1_o[2]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~18 , openmips0|id0|reg1_o[2]~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce~feeder , openmips0|pc_reg0|ce~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce , openmips0|pc_reg0|ce, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~42 , openmips0|pc_reg0|pc~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~14 , openmips0|id0|reg1_o[2]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~1 , openmips0|ex0|WideOr9~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~0 , openmips0|ex0|WideOr1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~23 , openmips0|id_ex0|ex_reg1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[10] , openmips0|id_ex0|ex_reg1[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~0 , openmips0|ex0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~0 , openmips0|ex0|Selector23~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal2~0 , openmips0|ex0|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~1 , openmips0|ex0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~0 , openmips0|id0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~1 , openmips0|id0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~0 , openmips0|mem_wb0|wb_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[3] , openmips0|mem_wb0|wb_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg~0 , openmips0|mem_wb0|wb_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg , openmips0|mem_wb0|wb_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~1 , openmips0|mem_wb0|wb_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[4] , openmips0|mem_wb0|wb_wd[4], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~12 , inst_rom0|inst_mem~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~18 , openmips0|if_id0|id_inst~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[23] , openmips0|if_id0|id_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~20 , openmips0|id0|reg2_o[19]~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~2 , openmips0|mem_wb0|wb_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[1] , openmips0|mem_wb0|wb_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~3 , openmips0|mem_wb0|wb_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[0] , openmips0|mem_wb0|wb_wd[0], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~9 , inst_rom0|inst_mem~9, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~10 , inst_rom0|inst_mem~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~14 , openmips0|if_id0|id_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[20] , openmips0|if_id0|id_inst[20], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~11 , inst_rom0|inst_mem~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~15 , openmips0|if_id0|id_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~17 , openmips0|if_id0|id_inst~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[21] , openmips0|if_id0|id_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~19 , openmips0|id0|reg2_o[19]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~3 , openmips0|id0|stallreq~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~2 , openmips0|id0|stallreq~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~0 , openmips0|id0|always2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~13 , openmips0|id0|reg2_o[19]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~14 , openmips0|id0|reg2_o[19]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~15 , openmips0|id0|reg2_o[19]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~21 , openmips0|id0|reg2_o[19]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~22 , openmips0|id0|reg2_o[19]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~63 , openmips0|id0|reg2_o[10]~63, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~9 , openmips0|mem_wb0|wb_wdata~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[10] , openmips0|mem_wb0|wb_wdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~23 , openmips0|id0|reg2_o[19]~23, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1269 , openmips0|regfile1|regs~1269, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1268 , openmips0|regfile1|regs~1268, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1270 , openmips0|regfile1|regs~1270, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1272 , openmips0|regfile1|regs~1272, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~74 , openmips0|regfile1|regs~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1271 , openmips0|regfile1|regs~1271, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~42 , openmips0|regfile1|regs~42, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1170 , openmips0|regfile1|regs~1170, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1273 , openmips0|regfile1|regs~1273, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~106 , openmips0|regfile1|regs~106, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1171 , openmips0|regfile1|regs~1171, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~842feeder , openmips0|regfile1|regs~842feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1316 , openmips0|regfile1|regs~1316, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1275 , openmips0|regfile1|regs~1275, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~842 , openmips0|regfile1|regs~842, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1276 , openmips0|regfile1|regs~1276, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~778 , openmips0|regfile1|regs~778, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1168 , openmips0|regfile1|regs~1168, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~810feeder , openmips0|regfile1|regs~810feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1274 , openmips0|regfile1|regs~1274, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~810 , openmips0|regfile1|regs~810, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1277 , openmips0|regfile1|regs~1277, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~874 , openmips0|regfile1|regs~874, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1169 , openmips0|regfile1|regs~1169, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1172 , openmips0|regfile1|regs~1172, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~64 , openmips0|id0|reg2_o[10]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm~5 , openmips0|id0|imm~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~16 , openmips0|id0|reg2_o[4]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~17 , openmips0|id0|reg2_o[4]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~50 , openmips0|id0|reg2_o[10]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~65 , openmips0|id0|reg2_o[10]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~1 , openmips0|id0|always2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~1clkctrl , openmips0|id0|always2~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10] , openmips0|id0|reg2_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~16 , openmips0|id_ex0|ex_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[10] , openmips0|id_ex0|ex_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~23 , openmips0|ex0|Add4|auto_generated|_~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~0 , openmips0|ex0|WideOr4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~1 , openmips0|ex0|WideOr4~1, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~2 , openmips0|pc_reg0|pc[5]~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~3 , openmips0|pc_reg0|pc[5]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~1 , openmips0|id0|Selector101~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder2~1 , openmips0|id0|Decoder2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[21]~4 , openmips0|id0|imm[21]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[21]~6 , openmips0|id0|imm[21]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~18 , openmips0|id0|reg2_o[21]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~0 , openmips0|id_ex0|ex_alusel~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~15 , openmips0|id0|Selector12~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~16 , openmips0|id0|Selector12~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~5 , openmips0|id_ex0|ex_alusel~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~6 , openmips0|id_ex0|ex_alusel~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~7 , openmips0|id_ex0|ex_alusel~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[1] , openmips0|id_ex0|ex_alusel[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~0 , openmips0|ex0|WideOr13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1 , openmips0|ex0|WideOr13~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~15 , openmips0|id0|reg1_o[2]~15, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~127feeder , openmips0|regfile1|regs~127feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~127 , openmips0|regfile1|regs~127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~95 , openmips0|regfile1|regs~95, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~63 , openmips0|regfile1|regs~63, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~6 , openmips0|id0|Decoder3~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1106 , openmips0|regfile1|regs~1106, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1107 , openmips0|regfile1|regs~1107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal2~0 , openmips0|regfile1|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~3 , openmips0|regfile1|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~5 , openmips0|regfile1|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~6 , openmips0|regfile1|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~15 , openmips0|regfile1|rdata1[0]~15, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~70 , openmips0|regfile1|rdata1[31]~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~71 , openmips0|regfile1|rdata1[31]~71, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[29] , openmips0|if_id0|id_pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[27] , openmips0|if_id0|id_pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[25] , openmips0|if_id0|id_pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~0 , openmips0|regfile1|rdata1[10]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~1 , openmips0|regfile1|rdata1[10]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~5 , openmips0|id0|Selector3~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~6 , openmips0|id0|Selector3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~7 , openmips0|id0|Selector3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~8 , openmips0|id0|Selector3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~9 , openmips0|id0|Selector3~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~3 , openmips0|id_ex0|ex_alusel~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~4 , openmips0|id_ex0|ex_alusel~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[0] , openmips0|id_ex0|ex_alusel[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~18 , openmips0|id0|Selector9~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~19 , openmips0|id0|Selector9~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~20 , openmips0|id0|Selector9~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~21 , openmips0|id0|Selector9~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~1 , openmips0|id_ex0|ex_alusel~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~2 , openmips0|id_ex0|ex_alusel~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[2] , openmips0|id_ex0|ex_alusel[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~4 , openmips0|ex0|Mux32~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~5 , openmips0|ex0|Mux32~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~6 , openmips0|ex0|Mux32~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~0 , openmips0|ex0|Mux32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~1 , openmips0|ex0|Mux32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~0 , openmips0|ex0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr11~0 , openmips0|ex0|WideOr11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~2 , openmips0|ex0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~3 , openmips0|ex0|Mux32~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7 , openmips0|ex0|Mux32~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7clkctrl , openmips0|ex0|Mux32~7clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~9 , openmips0|ex0|Mux29~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~13 , openmips0|id_ex0|ex_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[22] , openmips0|id_ex0|ex_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~4 , openmips0|ex_mem0|mem_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~5 , openmips0|ex_mem0|mem_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[2] , openmips0|ex_mem0|mem_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~12 , openmips0|id_ex0|ex_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[23] , openmips0|id_ex0|ex_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~6 , openmips0|ex_mem0|mem_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~7 , openmips0|ex_mem0|mem_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[3] , openmips0|ex_mem0|mem_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~6 , openmips0|ex0|always6~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~3 , openmips0|id_ex0|ex_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[20] , openmips0|id_ex0|ex_inst[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~2 , openmips0|ex_mem0|mem_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~3 , openmips0|ex_mem0|mem_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[0] , openmips0|ex_mem0|mem_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~2 , openmips0|id_ex0|ex_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[21] , openmips0|id_ex0|ex_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~0 , openmips0|ex_mem0|mem_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~1 , openmips0|ex_mem0|mem_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[1] , openmips0|ex_mem0|mem_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~5 , openmips0|ex0|always6~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~16 , openmips0|id_ex0|ex_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[25] , openmips0|id_ex0|ex_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~8 , openmips0|ex_mem0|mem_csr_reg_write_addr~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~9 , openmips0|ex_mem0|mem_csr_reg_write_addr~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[5] , openmips0|ex_mem0|mem_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~10 , openmips0|ex_mem0|mem_csr_reg_write_addr~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~11 , openmips0|ex_mem0|mem_csr_reg_write_addr~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[10] , openmips0|ex_mem0|mem_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~7 , openmips0|ex0|always6~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~14 , openmips0|id_ex0|ex_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[28] , openmips0|id_ex0|ex_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~12 , openmips0|ex_mem0|mem_csr_reg_write_addr~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~13 , openmips0|ex_mem0|mem_csr_reg_write_addr~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[8] , openmips0|ex_mem0|mem_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~15 , openmips0|id_ex0|ex_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[27] , openmips0|id_ex0|ex_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~14 , openmips0|ex_mem0|mem_csr_reg_write_addr~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~15 , openmips0|ex_mem0|mem_csr_reg_write_addr~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[7] , openmips0|ex_mem0|mem_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal6~0 , openmips0|ex0|Equal6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~8 , openmips0|ex0|always6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we~0 , openmips0|ex_mem0|mem_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we , openmips0|ex_mem0|mem_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~9 , openmips0|ex0|always6~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~33 , openmips0|id0|reg1_o[28]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~46 , openmips0|id0|reg1_o[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[23] , openmips0|if_id0|id_pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~50 , openmips0|id0|reg1_o[23]~50, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~87 , openmips0|regfile1|regs~87, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~55 , openmips0|regfile1|regs~55, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1067 , openmips0|regfile1|regs~1067, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1068 , openmips0|regfile1|regs~1068, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~34 , openmips0|regfile1|rdata1[23]~34, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~35 , openmips0|regfile1|rdata1[23]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~51 , openmips0|id0|reg1_o[23]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~52 , openmips0|id0|reg1_o[23]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~0 , openmips0|id0|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~0clkctrl , openmips0|id0|always1~0clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23] , openmips0|id0|reg1_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~10 , openmips0|id_ex0|ex_reg1~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[23] , openmips0|id_ex0|ex_reg1[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we~0 , openmips0|mem_wb0|wb_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we , openmips0|mem_wb0|wb_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~6 , openmips0|mem_wb0|wb_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[5] , openmips0|mem_wb0|wb_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~7 , openmips0|mem_wb0|wb_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[10] , openmips0|mem_wb0|wb_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal7~0 , openmips0|ex0|Equal7~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~5 , openmips0|mem_wb0|wb_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[8] , openmips0|mem_wb0|wb_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~4 , openmips0|mem_wb0|wb_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[7] , openmips0|mem_wb0|wb_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~2 , openmips0|ex0|always6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~3 , openmips0|ex0|always6~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~2 , openmips0|mem_wb0|wb_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[2] , openmips0|mem_wb0|wb_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~3 , openmips0|mem_wb0|wb_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[3] , openmips0|mem_wb0|wb_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~1 , openmips0|ex0|always6~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~1 , openmips0|mem_wb0|wb_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[0] , openmips0|mem_wb0|wb_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~0 , openmips0|mem_wb0|wb_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[1] , openmips0|mem_wb0|wb_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~0 , openmips0|ex0|always6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~4 , openmips0|ex0|always6~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~10 , openmips0|mem_wb0|wb_csr_reg_data~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[23] , openmips0|mem_wb0|wb_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23]~feeder , openmips0|csr0|fflags[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3]~0 , openmips0|csr0|fflags[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3]~1 , openmips0|csr0|fflags[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3]~2 , openmips0|csr0|fflags[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23] , openmips0|csr0|fflags[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[1] , openmips0|ex0|csr_reg_read_addr_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[7] , openmips0|ex0|csr_reg_read_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[8] , openmips0|ex0|csr_reg_read_addr_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[5] , openmips0|ex0|csr_reg_read_addr_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[6] , openmips0|ex0|csr_reg_read_addr_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[3] , openmips0|ex0|csr_reg_read_addr_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[2] , openmips0|ex0|csr_reg_read_addr_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~0 , openmips0|csr0|Equal27~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~1 , openmips0|csr0|Equal27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[0] , openmips0|ex0|csr_reg_read_addr_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~2 , openmips0|csr0|Equal27~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3]~0 , openmips0|csr0|fcsr[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[23] , openmips0|csr0|fcsr[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal29~0 , openmips0|csr0|Equal29~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~0 , openmips0|csr0|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~10 , openmips0|csr0|mtime~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[9]~0 , openmips0|csr0|mtime[9]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[23] , openmips0|csr0|mtime[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~0 , openmips0|csr0|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3]~0 , openmips0|csr0|frm[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[23] , openmips0|csr0|frm[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~1 , openmips0|csr0|Selector110~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector110~2 , openmips0|csr0|Selector110~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~1clkctrl , openmips0|csr0|Equal27~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[23] , openmips0|csr0|data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~18 , openmips0|ex0|moveres~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector231~0 , openmips0|ex0|Selector231~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector231~1 , openmips0|ex0|Selector231~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~2 , openmips0|ex0|WideOr9~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~3 , openmips0|ex0|WideOr9~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~3clkctrl , openmips0|ex0|WideOr9~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[23] , openmips0|ex0|csr_reg_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~10 , openmips0|ex_mem0|mem_csr_reg_data~10, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[4]~2 , openmips0|ctrl0|stall[4]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[23] , openmips0|ex_mem0|mem_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~19 , openmips0|ex0|moveres~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[23] , openmips0|ex0|moveres[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~100 , openmips0|id0|reg2_o[23]~100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~823feeder , openmips0|regfile1|regs~823feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~823 , openmips0|regfile1|regs~823, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~887 , openmips0|regfile1|regs~887, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~855feeder , openmips0|regfile1|regs~855feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~855 , openmips0|regfile1|regs~855, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~791 , openmips0|regfile1|regs~791, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1228 , openmips0|regfile1|regs~1228, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1229 , openmips0|regfile1|regs~1229, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1230 , openmips0|regfile1|regs~1230, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1231 , openmips0|regfile1|regs~1231, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1232 , openmips0|regfile1|regs~1232, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~101 , openmips0|id0|reg2_o[23]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~102 , openmips0|id0|reg2_o[23]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23] , openmips0|id0|reg2_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~25 , openmips0|id_ex0|ex_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[23] , openmips0|id_ex0|ex_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~0 , openmips0|ex0|Selector21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~1 , openmips0|ex0|Selector23~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~1 , openmips0|ex0|Selector21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~1 , openmips0|ex0|WideOr1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~2 , openmips0|ex0|Equal1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~2 , openmips0|ex0|WideOr1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~3 , openmips0|ex0|WideOr1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~3clkctrl , openmips0|ex0|WideOr1~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[23] , openmips0|ex0|logicout[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~2 , openmips0|ex0|Mux23~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~2 , openmips0|ex0|Mux16~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~0 , openmips0|ex0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~5 , openmips0|ex0|Mux16~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~8 , openmips0|ex0|Mux16~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~1 , openmips0|ex0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~9 , openmips0|ex0|Mux16~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~0 , openmips0|ex0|div_opdata2_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~1 , openmips0|ex0|div_opdata2_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~31 , openmips0|id_ex0|ex_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[31] , openmips0|id_ex0|ex_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector142~0 , openmips0|ex0|Selector142~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~3 , openmips0|ex0|Add4|auto_generated|_~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~62 , openmips0|regfile1|regs~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~126 , openmips0|regfile1|regs~126, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~94 , openmips0|regfile1|regs~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1102 , openmips0|regfile1|regs~1102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1103 , openmips0|regfile1|regs~1103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~66 , openmips0|regfile1|rdata1[30]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~67 , openmips0|regfile1|rdata1[30]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~120 , openmips0|id0|reg1_o[30]~120, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~121 , openmips0|id0|reg1_o[30]~121, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~122 , openmips0|id0|reg1_o[30]~122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30] , openmips0|id0|reg1_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~29 , openmips0|id_ex0|ex_reg1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[30] , openmips0|id_ex0|ex_reg1[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~1 , openmips0|mem0|wdata_o[28]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~2 , openmips0|ex_mem0|mem_aluop~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[0] , openmips0|ex_mem0|mem_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr6~0 , openmips0|mem0|WideOr6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~4 , openmips0|id0|reg2_o[28]~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[21] , openmips0|if_id0|id_pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~52feeder , openmips0|regfile1|regs~52feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~52 , openmips0|regfile1|regs~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~84 , openmips0|regfile1|regs~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1073 , openmips0|regfile1|regs~1073, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~116 , openmips0|regfile1|regs~116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1074 , openmips0|regfile1|regs~1074, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~40 , openmips0|regfile1|rdata1[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~41 , openmips0|regfile1|rdata1[20]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~59 , openmips0|id0|reg1_o[20]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~60 , openmips0|id0|reg1_o[20]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~9 , openmips0|id0|reg2_o[20]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~61 , openmips0|id0|reg1_o[20]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20] , openmips0|id0|reg1_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~13 , openmips0|id_ex0|ex_reg1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[20] , openmips0|id_ex0|ex_reg1[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector234~0 , openmips0|ex0|Selector234~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector234~1 , openmips0|ex0|Selector234~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[20] , openmips0|ex0|csr_reg_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~13 , openmips0|ex_mem0|mem_csr_reg_data~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[20] , openmips0|ex_mem0|mem_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~13 , openmips0|mem_wb0|wb_csr_reg_data~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[20] , openmips0|mem_wb0|wb_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~13 , openmips0|csr0|mtime~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[20] , openmips0|csr0|mtime[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20]~feeder , openmips0|csr0|fflags[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20] , openmips0|csr0|fflags[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[20] , openmips0|csr0|fcsr[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~0 , openmips0|csr0|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~1 , openmips0|csr0|Selector113~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[20] , openmips0|csr0|frm[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~2 , openmips0|csr0|Selector113~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector113~3 , openmips0|csr0|Selector113~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[20] , openmips0|csr0|data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~24 , openmips0|ex0|moveres~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~25 , openmips0|ex0|moveres~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[20] , openmips0|ex0|moveres[20], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~91 , openmips0|id0|reg2_o[20]~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~820feeder , openmips0|regfile1|regs~820feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~820 , openmips0|regfile1|regs~820, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~852feeder , openmips0|regfile1|regs~852feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~852 , openmips0|regfile1|regs~852, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~788 , openmips0|regfile1|regs~788, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1213 , openmips0|regfile1|regs~1213, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~884 , openmips0|regfile1|regs~884, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1214 , openmips0|regfile1|regs~1214, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1215 , openmips0|regfile1|regs~1215, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1216 , openmips0|regfile1|regs~1216, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1217 , openmips0|regfile1|regs~1217, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~92 , openmips0|id0|reg2_o[20]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~93 , openmips0|id0|reg2_o[20]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20] , openmips0|id0|reg2_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~3 , openmips0|id_ex0|ex_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[20] , openmips0|id_ex0|ex_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~0 , openmips0|ex0|Selector24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~1 , openmips0|ex0|Selector24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[20] , openmips0|ex0|logicout[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~0 , openmips0|ex0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~7 , openmips0|ex0|Mux16~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~0 , openmips0|div0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~81 , openmips0|id0|reg2_o[17]~81, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~23 , openmips0|mem_wb0|wb_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[17] , openmips0|mem_wb0|wb_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~49 , openmips0|regfile1|regs~49, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1200 , openmips0|regfile1|regs~1200, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~81 , openmips0|regfile1|regs~81, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~113 , openmips0|regfile1|regs~113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1201 , openmips0|regfile1|regs~1201, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~817feeder , openmips0|regfile1|regs~817feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~817 , openmips0|regfile1|regs~817, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~881 , openmips0|regfile1|regs~881, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~849feeder , openmips0|regfile1|regs~849feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~849 , openmips0|regfile1|regs~849, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~785 , openmips0|regfile1|regs~785, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1198 , openmips0|regfile1|regs~1198, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1199 , openmips0|regfile1|regs~1199, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1202 , openmips0|regfile1|regs~1202, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~82 , openmips0|id0|reg2_o[17]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~83 , openmips0|id0|reg2_o[17]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~84 , openmips0|id0|reg2_o[17]~84, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17] , openmips0|id0|reg2_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~21 , openmips0|id_ex0|ex_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[17] , openmips0|id_ex0|ex_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~16 , openmips0|ex0|Add4|auto_generated|_~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~10 , openmips0|id0|reg2_o[16]~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~24 , openmips0|mem_wb0|wb_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[16] , openmips0|mem_wb0|wb_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~48 , openmips0|regfile1|regs~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~112 , openmips0|regfile1|regs~112, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~80 , openmips0|regfile1|regs~80, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1081 , openmips0|regfile1|regs~1081, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1082 , openmips0|regfile1|regs~1082, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~48 , openmips0|regfile1|rdata1[16]~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~49 , openmips0|regfile1|rdata1[16]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~72 , openmips0|id0|reg1_o[16]~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~3 , openmips0|ex0|Mux16~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~4 , openmips0|ex0|Mux16~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~23 , openmips0|ex0|Mux29~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~1 , openmips0|ex0|Mux25~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~7 , openmips0|ex0|Mux29~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~4 , openmips0|ex0|Mux29~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~8 , openmips0|ex0|Mux29~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~0 , openmips0|ex0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~1 , openmips0|ex0|Selector15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[29] , openmips0|ex0|logicout[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~17 , openmips0|ex0|Mux29~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~27 , openmips0|id0|reg2_o[4]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~2 , openmips0|id0|reg2_o[4]~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[4] , openmips0|if_id0|id_pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~100 , openmips0|regfile1|regs~100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~36 , openmips0|regfile1|regs~36, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~68 , openmips0|regfile1|regs~68, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1052 , openmips0|regfile1|regs~1052, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1053 , openmips0|regfile1|regs~1053, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~20 , openmips0|regfile1|rdata1[4]~20, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~21 , openmips0|regfile1|rdata1[4]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~23 , openmips0|id0|reg1_o[4]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~24 , openmips0|id0|reg1_o[4]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~131 , openmips0|id0|reg1_o[4]~131, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4] , openmips0|id0|reg1_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~2 , openmips0|id_ex0|ex_reg1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[4] , openmips0|id_ex0|ex_reg1[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~29 , openmips0|ex0|Add4|auto_generated|_~29, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[3] , openmips0|if_id0|id_pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~1 , openmips0|ex0|opdata1_mult~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~2 , openmips0|ex0|opdata1_mult~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata2_mult~0 , openmips0|ex0|opdata2_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~5 , openmips0|id0|reg2_o[27]~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~13 , openmips0|mem_wb0|wb_wdata~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[27] , openmips0|mem_wb0|wb_wdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~827 , openmips0|regfile1|regs~827, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~891 , openmips0|regfile1|regs~891, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~859feeder , openmips0|regfile1|regs~859feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~859 , openmips0|regfile1|regs~859, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~795 , openmips0|regfile1|regs~795, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1248 , openmips0|regfile1|regs~1248, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1249 , openmips0|regfile1|regs~1249, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~123 , openmips0|regfile1|regs~123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~59 , openmips0|regfile1|regs~59, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1250 , openmips0|regfile1|regs~1250, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~91feeder , openmips0|regfile1|regs~91feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~91 , openmips0|regfile1|regs~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1251 , openmips0|regfile1|regs~1251, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1252 , openmips0|regfile1|regs~1252, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~112 , openmips0|id0|reg2_o[27]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~113 , openmips0|id0|reg2_o[27]~113, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~114 , openmips0|id0|reg2_o[27]~114, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27] , openmips0|id0|reg2_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~29 , openmips0|id_ex0|ex_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[27] , openmips0|id_ex0|ex_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~6 , openmips0|ex0|Add4|auto_generated|_~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~65 , openmips0|ex0|Add1~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~46 , openmips0|id0|Add3~46, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~14 , openmips0|id_ex0|ex_link_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~15 , openmips0|id_ex0|ex_link_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[25] , openmips0|id_ex0|ex_link_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~10 , openmips0|ex0|Mux25~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~2 , openmips0|ex0|Mux25~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~7 , openmips0|ex0|Mux25~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1clkctrl , openmips0|ex0|WideOr13~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~9 , openmips0|ex_mem0|mem_wdata~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[24] , openmips0|ex_mem0|mem_wdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~0 , openmips0|mem0|WideOr2~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o~2 , openmips0|dwishbone_bus_if|wishbone_we_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0]~32 , openmips0|dwishbone_bus_if|rd_buf[0]~32, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector139~0 , openmips0|dwishbone_bus_if|Selector139~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~9 , openmips0|dwishbone_bus_if|wishbone_state~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~10 , openmips0|dwishbone_bus_if|wishbone_state~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.00 , openmips0|dwishbone_bus_if|wishbone_state.00, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2]~0 , openmips0|dwishbone_bus_if|wishbone_addr_o[2]~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2]~1 , openmips0|dwishbone_bus_if|wishbone_addr_o[2]~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o , openmips0|dwishbone_bus_if|wishbone_we_o, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector109~3 , openmips0|dwishbone_bus_if|Selector109~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~4 , openmips0|ex0|opdata1_mult~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~5 , openmips0|ex0|opdata1_mult~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~3 , openmips0|ex0|opdata1_mult~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~0 , openmips0|ex0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~1 , openmips0|ex0|Add3~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~0 , openmips0|id0|reg2_o[1]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~65 , openmips0|regfile1|regs~65, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~33 , openmips0|regfile1|regs~33, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1125 , openmips0|regfile1|regs~1125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1126 , openmips0|regfile1|regs~1126, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~801 , openmips0|regfile1|regs~801, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~865 , openmips0|regfile1|regs~865, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~833feeder , openmips0|regfile1|regs~833feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~833 , openmips0|regfile1|regs~833, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~769 , openmips0|regfile1|regs~769, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1123 , openmips0|regfile1|regs~1123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1124 , openmips0|regfile1|regs~1124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1127 , openmips0|regfile1|regs~1127, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~34 , openmips0|id0|reg2_o[1]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~35 , openmips0|id0|reg2_o[1]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~36 , openmips0|id0|reg2_o[1]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1] , openmips0|id0|reg2_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~9 , openmips0|id_ex0|ex_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[1] , openmips0|id_ex0|ex_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~1 , openmips0|id0|reg2_o[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector133~0 , openmips0|dwishbone_bus_if|Selector133~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~0 , openmips0|mem0|wdata_o[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3]~2 , openmips0|dwishbone_bus_if|wishbone_sel_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3]~1 , openmips0|dwishbone_bus_if|wishbone_sel_o[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~0 , openmips0|ex0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~2 , openmips0|ex0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~0 , openmips0|id_ex0|ex_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[8] , openmips0|id_ex0|ex_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~0 , openmips0|ex0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~2 , openmips0|ex0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~4 , openmips0|ex0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[1] , openmips0|ex_mem0|mem_mem_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~0 , openmips0|dwishbone_bus_if|wishbone_sel_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~3 , openmips0|dwishbone_bus_if|wishbone_sel_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~10 , openmips0|dwishbone_bus_if|wishbone_sel_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~11 , openmips0|dwishbone_bus_if|wishbone_sel_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[1] , openmips0|dwishbone_bus_if|wishbone_sel_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux34~0 , wb_conmax_top0|s1|Mux34~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[1] , uart_top0|wb_interface|wb_sel_is[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~6 , openmips0|dwishbone_bus_if|wishbone_sel_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~7 , openmips0|dwishbone_bus_if|wishbone_sel_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~12 , openmips0|dwishbone_bus_if|wishbone_sel_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~13 , openmips0|dwishbone_bus_if|wishbone_sel_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[2] , openmips0|dwishbone_bus_if|wishbone_sel_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux33~0 , wb_conmax_top0|s1|Mux33~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[2] , uart_top0|wb_interface|wb_sel_is[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~4 , openmips0|dwishbone_bus_if|wishbone_sel_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~5 , openmips0|dwishbone_bus_if|wishbone_sel_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[0] , openmips0|dwishbone_bus_if|wishbone_sel_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux35~0 , wb_conmax_top0|s1|Mux35~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[0] , uart_top0|wb_interface|wb_sel_is[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~2 , uart_top0|wb_interface|Mux31~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~3 , openmips0|id0|reg2_o[2]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~40 , openmips0|id0|reg2_o[2]~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~802 , openmips0|regfile1|regs~802, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~866 , openmips0|regfile1|regs~866, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~834feeder , openmips0|regfile1|regs~834feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~834 , openmips0|regfile1|regs~834, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~770 , openmips0|regfile1|regs~770, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1133 , openmips0|regfile1|regs~1133, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1134 , openmips0|regfile1|regs~1134, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~34 , openmips0|regfile1|regs~34, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1135 , openmips0|regfile1|regs~1135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~66 , openmips0|regfile1|regs~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~98feeder , openmips0|regfile1|regs~98feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~98 , openmips0|regfile1|regs~98, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1136 , openmips0|regfile1|regs~1136, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1137 , openmips0|regfile1|regs~1137, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~41 , openmips0|id0|reg2_o[2]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~42 , openmips0|id0|reg2_o[2]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2] , openmips0|id0|reg2_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~10 , openmips0|id_ex0|ex_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[2] , openmips0|id_ex0|ex_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~31 , openmips0|ex0|Add4|auto_generated|_~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~0 , openmips0|ex0|Add4|auto_generated|_~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~1 , openmips0|ex0|Add4|auto_generated|_~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[0]~1 , openmips0|ex0|Add4|auto_generated|result_int[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[1]~2 , openmips0|ex0|Add4|auto_generated|result_int[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[2]~4 , openmips0|ex0|Add4|auto_generated|result_int[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[3]~6 , openmips0|ex0|Add4|auto_generated|result_int[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector74~2 , openmips0|ex0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[2] , openmips0|ex0|arithmeticres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~5 , openmips0|ex0|ShiftLeft1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~6 , openmips0|ex0|ShiftLeft1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~5 , openmips0|ex0|Mux29~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~56 , openmips0|mem0|wdata_o[10]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~3 , openmips0|ex0|Add3~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~5 , openmips0|ex0|Add3~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~7 , openmips0|ex0|Add3~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~9 , openmips0|ex0|Add3~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~11 , openmips0|ex0|Add3~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[6] , openmips0|if_id0|id_pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[2] , openmips0|if_id0|id_pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~0 , openmips0|id0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~8 , openmips0|regfile1|always1~8, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~2 , openmips0|regfile1|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~4 , openmips0|id0|reg1_addr_o[1]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~5 , openmips0|id0|reg1_addr_o[0]~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~4 , openmips0|regfile1|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~3 , openmips0|regfile1|rdata1[7]~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~2 , openmips0|regfile1|rdata1[7]~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1036 , openmips0|regfile1|regs~1036, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1037 , openmips0|regfile1|regs~1037, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~9 , openmips0|regfile1|rdata1[1]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~0 , openmips0|id0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~43 , openmips0|pc_reg0|pc~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~0 , openmips0|id0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux55~1 , openmips0|id0|Mux55~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~12 , openmips0|mem_wb0|wb_wdata~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[28] , openmips0|mem_wb0|wb_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~31 , openmips0|id0|reg2_o[28]~31, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~92 , openmips0|regfile1|regs~92, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~124 , openmips0|regfile1|regs~124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~60feeder , openmips0|regfile1|regs~60feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~60 , openmips0|regfile1|regs~60, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1120 , openmips0|regfile1|regs~1120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1121 , openmips0|regfile1|regs~1121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~796 , openmips0|regfile1|regs~796, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~860feeder , openmips0|regfile1|regs~860feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~860 , openmips0|regfile1|regs~860, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1118 , openmips0|regfile1|regs~1118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~892 , openmips0|regfile1|regs~892, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~828feeder , openmips0|regfile1|regs~828feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~828 , openmips0|regfile1|regs~828, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1119 , openmips0|regfile1|regs~1119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1122 , openmips0|regfile1|regs~1122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~32 , openmips0|id0|reg2_o[28]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~33 , openmips0|id0|reg2_o[28]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28] , openmips0|id0|reg2_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~6 , openmips0|id0|reg2_o[25]~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~15 , openmips0|mem_wb0|wb_wdata~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[25] , openmips0|mem_wb0|wb_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~825 , openmips0|regfile1|regs~825, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~889 , openmips0|regfile1|regs~889, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~857feeder , openmips0|regfile1|regs~857feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~857 , openmips0|regfile1|regs~857, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~793 , openmips0|regfile1|regs~793, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1238 , openmips0|regfile1|regs~1238, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1239 , openmips0|regfile1|regs~1239, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~89feeder , openmips0|regfile1|regs~89feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~89 , openmips0|regfile1|regs~89, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~121 , openmips0|regfile1|regs~121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~57 , openmips0|regfile1|regs~57, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1240 , openmips0|regfile1|regs~1240, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1241 , openmips0|regfile1|regs~1241, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1242 , openmips0|regfile1|regs~1242, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~106 , openmips0|id0|reg2_o[25]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~107 , openmips0|id0|reg2_o[25]~107, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~108 , openmips0|id0|reg2_o[25]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25] , openmips0|id0|reg2_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~7 , openmips0|id0|reg2_o[22]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~7 , openmips0|id_ex0|ex_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[22] , openmips0|id_ex0|ex_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~11 , openmips0|ex0|Add4|auto_generated|_~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~11 , openmips0|ex_mem0|mem_wdata~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[22] , openmips0|ex_mem0|mem_wdata[22], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[20]~1 , uart_top0|wb_interface|wb_dat_o[20]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~10 , openmips0|id_ex0|ex_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[11] , openmips0|id_ex0|ex_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~11 , openmips0|id_ex0|ex_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[10] , openmips0|id_ex0|ex_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~4 , openmips0|ex0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~6 , openmips0|ex0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~8 , openmips0|ex0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~6 , openmips0|ex0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~8 , openmips0|ex0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~10 , openmips0|ex0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~12 , openmips0|ex0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[4] , openmips0|ex_mem0|mem_mem_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~3 , openmips0|dwishbone_bus_if|wishbone_addr_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[4] , openmips0|dwishbone_bus_if|wishbone_addr_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux27~0 , wb_conmax_top0|s1|Mux27~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[4] , uart_top0|wb_interface|wb_adr_is[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~13 , openmips0|ex0|Add1~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[3] , openmips0|ex_mem0|mem_mem_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~4 , openmips0|dwishbone_bus_if|wishbone_addr_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[3] , openmips0|dwishbone_bus_if|wishbone_addr_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux28~0 , wb_conmax_top0|s1|Mux28~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[3] , uart_top0|wb_interface|wb_adr_is[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~0 , uart_top0|regs|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~0 , uart_top0|wb_interface|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~0 , openmips0|mem_wb0|wb_wdata~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[6] , openmips0|mem_wb0|wb_wdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~38 , openmips0|regfile1|regs~38, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1150 , openmips0|regfile1|regs~1150, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~102feeder , openmips0|regfile1|regs~102feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~102 , openmips0|regfile1|regs~102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~70 , openmips0|regfile1|regs~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1151 , openmips0|regfile1|regs~1151, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~774 , openmips0|regfile1|regs~774, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~838feeder , openmips0|regfile1|regs~838feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~838 , openmips0|regfile1|regs~838, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1148 , openmips0|regfile1|regs~1148, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~806 , openmips0|regfile1|regs~806, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~870 , openmips0|regfile1|regs~870, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1149 , openmips0|regfile1|regs~1149, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1152 , openmips0|regfile1|regs~1152, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~51 , openmips0|id0|reg2_o[6]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~52 , openmips0|id0|reg2_o[6]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~53 , openmips0|id0|reg2_o[6]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6] , openmips0|id0|reg2_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~5 , openmips0|id_ex0|ex_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[6] , openmips0|id_ex0|ex_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~5 , openmips0|ex_mem0|mem_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[6] , openmips0|ex_mem0|mem_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1 , openmips0|mem0|WideOr2~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1clkctrl , openmips0|mem0|WideOr2~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[6] , openmips0|mem0|mem_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~7 , openmips0|dwishbone_bus_if|wishbone_data_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[6] , openmips0|dwishbone_bus_if|wishbone_data_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux61~0 , wb_conmax_top0|s1|Mux61~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[6] , uart_top0|wb_interface|wb_dat_is[6], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~78 , openmips0|id0|reg1_o[13]~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|mulres~0 , openmips0|ex0|mulres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~13 , openmips0|ex0|Add3~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~15 , openmips0|ex0|Add3~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~17 , openmips0|ex0|Add3~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~19 , openmips0|ex0|Add3~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~21 , openmips0|ex0|Add3~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[11] , openmips0|if_id0|id_pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[10] , openmips0|if_id0|id_pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~16 , openmips0|id0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~18 , openmips0|id0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~20 , openmips0|id0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~10 , openmips0|mem_wb0|wb_wdata~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[11] , openmips0|mem_wb0|wb_wdata[11], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~75 , openmips0|regfile1|regs~75, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~107 , openmips0|regfile1|regs~107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~43 , openmips0|regfile1|regs~43, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1046 , openmips0|regfile1|regs~1046, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1047 , openmips0|regfile1|regs~1047, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~14 , openmips0|regfile1|rdata1[11]~14, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1044 , openmips0|regfile1|regs~1044, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1045 , openmips0|regfile1|regs~1045, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~13 , openmips0|regfile1|rdata1[10]~13, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~73feeder , openmips0|regfile1|regs~73feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~73 , openmips0|regfile1|regs~73, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~41 , openmips0|regfile1|regs~41, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1042 , openmips0|regfile1|regs~1042, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1043 , openmips0|regfile1|regs~1043, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~12 , openmips0|regfile1|rdata1[9]~12, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~104 , openmips0|regfile1|regs~104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~40 , openmips0|regfile1|regs~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~72 , openmips0|regfile1|regs~72, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1040 , openmips0|regfile1|regs~1040, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1041 , openmips0|regfile1|regs~1041, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~11 , openmips0|regfile1|rdata1[8]~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~26 , openmips0|ex0|Add4|auto_generated|_~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~27 , openmips0|ex0|Add4|auto_generated|_~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~1 , openmips0|mem_wb0|wb_wdata~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[5] , openmips0|mem_wb0|wb_wdata[5], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~101 , openmips0|regfile1|regs~101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~69feeder , openmips0|regfile1|regs~69feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~69 , openmips0|regfile1|regs~69, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~37 , openmips0|regfile1|regs~37, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1145 , openmips0|regfile1|regs~1145, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1146 , openmips0|regfile1|regs~1146, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~805feeder , openmips0|regfile1|regs~805feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~805 , openmips0|regfile1|regs~805, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~837feeder , openmips0|regfile1|regs~837feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~837 , openmips0|regfile1|regs~837, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~773 , openmips0|regfile1|regs~773, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1143 , openmips0|regfile1|regs~1143, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~869 , openmips0|regfile1|regs~869, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1144 , openmips0|regfile1|regs~1144, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1147 , openmips0|regfile1|regs~1147, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~46 , openmips0|id0|reg2_o[5]~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~47 , openmips0|id0|reg2_o[5]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~48 , openmips0|id0|reg2_o[10]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~49 , openmips0|id0|reg2_o[5]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5] , openmips0|id0|reg2_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~12 , openmips0|id_ex0|ex_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[5] , openmips0|id_ex0|ex_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~28 , openmips0|ex0|Add4|auto_generated|_~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[5]~10 , openmips0|ex0|Add4|auto_generated|result_int[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[6]~12 , openmips0|ex0|Add4|auto_generated|result_int[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[7]~14 , openmips0|ex0|Add4|auto_generated|result_int[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[8]~16 , openmips0|ex0|Add4|auto_generated|result_int[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector69~2 , openmips0|ex0|Selector69~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[7] , openmips0|ex0|arithmeticres[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~22 , openmips0|id0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~24 , openmips0|id0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~27 , openmips0|mem_wb0|wb_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[13] , openmips0|mem_wb0|wb_wdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~109 , openmips0|regfile1|regs~109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~77 , openmips0|regfile1|regs~77, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~45 , openmips0|regfile1|regs~45, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1306 , openmips0|regfile1|regs~1306, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1307 , openmips0|regfile1|regs~1307, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~98 , openmips0|regfile1|rdata1[13]~98, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~110 , openmips0|regfile1|regs~110, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~46 , openmips0|regfile1|regs~46, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~78feeder , openmips0|regfile1|regs~78feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~78 , openmips0|regfile1|regs~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1085 , openmips0|regfile1|regs~1085, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1086 , openmips0|regfile1|regs~1086, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~52 , openmips0|regfile1|rdata1[14]~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~53 , openmips0|regfile1|rdata1[14]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~79 , openmips0|id0|reg1_o[14]~79, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~20 , openmips0|pc_reg0|Add0~20, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~22 , openmips0|pc_reg0|Add0~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~24 , openmips0|pc_reg0|Add0~24, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1304 , openmips0|regfile1|regs~1304, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1305 , openmips0|regfile1|regs~1305, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~97 , openmips0|regfile1|rdata1[14]~97, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~24 , openmips0|id0|Add5~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~26 , openmips0|id0|Add5~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~26 , openmips0|id0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~2 , openmips0|id0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~4 , openmips0|id0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~6 , openmips0|id0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~8 , openmips0|id0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~10 , openmips0|id0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~12 , openmips0|id0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~14 , openmips0|id0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~16 , openmips0|id0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~18 , openmips0|id0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~20 , openmips0|id0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~22 , openmips0|id0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~24 , openmips0|id0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~26 , openmips0|id0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~93 , openmips0|pc_reg0|pc~93, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~94 , openmips0|pc_reg0|pc~94, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~95 , openmips0|pc_reg0|pc~95, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~14 , openmips0|pc_reg0|pc[5]~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[14] , openmips0|pc_reg0|pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[14] , openmips0|if_id0|id_pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~80 , openmips0|id0|reg1_o[14]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~81 , openmips0|id0|reg1_o[14]~81, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14] , openmips0|id0|reg1_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~19 , openmips0|id_ex0|ex_reg1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[14] , openmips0|id_ex0|ex_reg1[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~23 , openmips0|ex0|Add3~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~25 , openmips0|ex0|Add3~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~27 , openmips0|ex0|Add3~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~29 , openmips0|ex0|Add3~29, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~111feeder , openmips0|regfile1|regs~111feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~111 , openmips0|regfile1|regs~111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~79 , openmips0|regfile1|regs~79, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~47 , openmips0|regfile1|regs~47, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1083 , openmips0|regfile1|regs~1083, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1084 , openmips0|regfile1|regs~1084, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~50 , openmips0|regfile1|rdata1[15]~50, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~51 , openmips0|regfile1|rdata1[15]~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~6 , openmips0|ex0|Mux16~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[15] , openmips0|if_id0|id_pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~0 , openmips0|id0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~2 , openmips0|id0|Add3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~4 , openmips0|id0|Add3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~6 , openmips0|id0|Add3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~8 , openmips0|id0|Add3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~10 , openmips0|id0|Add3~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~12 , openmips0|id0|Add3~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~14 , openmips0|id0|Add3~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~16 , openmips0|id0|Add3~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~18 , openmips0|id0|Add3~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~20 , openmips0|id0|Add3~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~22 , openmips0|id0|Add3~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~24 , openmips0|id0|Add3~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~26 , openmips0|id0|Add3~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~34 , openmips0|id_ex0|ex_link_address~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~35 , openmips0|id_ex0|ex_link_address~35, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[15] , openmips0|id_ex0|ex_link_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~12 , openmips0|ex0|Mux15~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~0 , openmips0|ex0|Mux25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~3 , openmips0|ex0|Mux25~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~4 , openmips0|ex0|Mux25~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~5 , openmips0|ex0|Mux25~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~39 , openmips0|div0|result_o~39, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[1]~2 , openmips0|div0|result_o[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[47] , openmips0|div0|result_o[47], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~11 , openmips0|id0|reg2_o[15]~11, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~815feeder , openmips0|regfile1|regs~815feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~815 , openmips0|regfile1|regs~815, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~847feeder , openmips0|regfile1|regs~847feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~847 , openmips0|regfile1|regs~847, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~783 , openmips0|regfile1|regs~783, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1188 , openmips0|regfile1|regs~1188, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~879 , openmips0|regfile1|regs~879, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1189 , openmips0|regfile1|regs~1189, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1190 , openmips0|regfile1|regs~1190, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1191 , openmips0|regfile1|regs~1191, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1192 , openmips0|regfile1|regs~1192, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~75 , openmips0|id0|reg2_o[15]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~76 , openmips0|id0|reg2_o[15]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~77 , openmips0|id0|reg2_o[15]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15] , openmips0|id0|reg2_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~19 , openmips0|id_ex0|ex_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[15] , openmips0|id_ex0|ex_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~0 , openmips0|ex0|Selector29~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~1 , openmips0|ex0|Selector29~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[15] , openmips0|ex0|logicout[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector239~0 , openmips0|ex0|Selector239~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector239~1 , openmips0|ex0|Selector239~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[15] , openmips0|ex0|csr_reg_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~18 , openmips0|ex_mem0|mem_csr_reg_data~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[15] , openmips0|ex_mem0|mem_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~18 , openmips0|mem_wb0|wb_csr_reg_data~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[15] , openmips0|mem_wb0|wb_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[15]~feeder , openmips0|csr0|fcsr[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[15] , openmips0|csr0|fcsr[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[15] , openmips0|csr0|frm[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~0 , openmips0|csr0|Equal28~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~1 , openmips0|csr0|Selector118~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[15] , openmips0|csr0|fflags[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~18 , openmips0|csr0|mtime~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[15] , openmips0|csr0|mtime[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~0 , openmips0|csr0|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector118~2 , openmips0|csr0|Selector118~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[15] , openmips0|csr0|data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~34 , openmips0|ex0|moveres~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~35 , openmips0|ex0|moveres~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[15] , openmips0|ex0|moveres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~9 , openmips0|ex0|Mux15~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[14]~17 , openmips0|ex0|div_opdata1_o[14]~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[12]~0 , openmips0|div0|dividend[12]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector110~0 , openmips0|ex0|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[12]~1 , openmips0|div0|dividend[12]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector128~0 , openmips0|ex0|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector129~0 , openmips0|ex0|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector130~0 , openmips0|ex0|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector131~0 , openmips0|ex0|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector132~0 , openmips0|ex0|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector133~0 , openmips0|ex0|Selector133~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector134~0 , openmips0|ex0|Selector134~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector135~0 , openmips0|ex0|Selector135~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector136~0 , openmips0|ex0|Selector136~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector137~0 , openmips0|ex0|Selector137~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector138~0 , openmips0|ex0|Selector138~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector139~0 , openmips0|ex0|Selector139~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector140~0 , openmips0|ex0|Selector140~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector141~0 , openmips0|ex0|Selector141~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~0 , openmips0|div0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~2 , openmips0|div0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~4 , openmips0|div0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~6 , openmips0|div0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~8 , openmips0|div0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~10 , openmips0|div0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~12 , openmips0|div0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~14 , openmips0|div0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~16 , openmips0|div0|Add1~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~18 , openmips0|div0|Add1~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~20 , openmips0|div0|Add1~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~22 , openmips0|div0|Add1~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~24 , openmips0|div0|Add1~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~26 , openmips0|div0|Add1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[12]~19 , openmips0|ex0|div_opdata1_o[12]~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[5]~26 , openmips0|ex0|div_opdata1_o[5]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[3]~1 , openmips0|ex0|div_opdata1_o[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[2]~2 , openmips0|ex0|div_opdata1_o[2]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[1]~3 , openmips0|ex0|div_opdata1_o[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~0 , openmips0|div0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~22 , openmips0|div0|state~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector147~0 , openmips0|ex0|Selector147~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector149~0 , openmips0|ex0|Selector149~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~27 , openmips0|id_ex0|ex_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[25] , openmips0|id_ex0|ex_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector148~0 , openmips0|ex0|Selector148~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector146~0 , openmips0|ex0|Selector146~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~1 , openmips0|div0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~15 , openmips0|ex_mem0|mem_wdata~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[18] , openmips0|ex_mem0|mem_wdata[18], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~0 , uart_top0|wb_interface|Mux15~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[0]~1 , uart_top0|wb_interface|wb_adr_int[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~4 , uart_top0|regs|always7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal0~0 , uart_top0|dbg|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~15 , openmips0|ex_mem0|mem_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[9] , openmips0|ex_mem0|mem_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~9 , openmips0|ex_mem0|mem_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[1] , openmips0|ex_mem0|mem_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector74~0 , openmips0|mem0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector74~1 , openmips0|mem0|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[9] , openmips0|mem0|mem_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~15 , openmips0|dwishbone_bus_if|wishbone_data_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[9] , openmips0|dwishbone_bus_if|wishbone_data_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux58~0 , wb_conmax_top0|s1|Mux58~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[9] , uart_top0|wb_interface|wb_dat_is[9], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~1 , uart_top0|wb_interface|Mux39~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~0 , uart_top0|wb_interface|Mux39~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~0 , openmips0|mem0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~27 , openmips0|ex_mem0|mem_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[25] , openmips0|ex_mem0|mem_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~1 , openmips0|mem0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[25] , openmips0|mem0|mem_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~27 , openmips0|dwishbone_bus_if|wishbone_data_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[25] , openmips0|dwishbone_bus_if|wishbone_data_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux42~0 , wb_conmax_top0|s1|Mux42~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[25] , uart_top0|wb_interface|wb_dat_is[25], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~0 , uart_top0|wb_interface|Mux38~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[1] , openmips0|mem0|mem_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~9 , openmips0|dwishbone_bus_if|wishbone_data_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[1] , openmips0|dwishbone_bus_if|wishbone_data_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux66~0 , wb_conmax_top0|s1|Mux66~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[1] , uart_top0|wb_interface|wb_dat_is[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~21 , openmips0|ex_mem0|mem_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[17] , openmips0|ex_mem0|mem_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o~3 , openmips0|mem0|mem_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector66~0 , openmips0|mem0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[17] , openmips0|mem0|mem_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~21 , openmips0|dwishbone_bus_if|wishbone_data_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[17] , openmips0|dwishbone_bus_if|wishbone_data_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux50~0 , wb_conmax_top0|s1|Mux50~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[17] , uart_top0|wb_interface|wb_dat_is[17], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~1 , uart_top0|wb_interface|Mux38~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux70~0 , wb_conmax_top0|s1|Mux70~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_stb_is , uart_top0|wb_interface|wb_stb_is, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r~feeder , wb_conmax_top0|s1|m0_cyc_r~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r , wb_conmax_top0|s1|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux69~0 , wb_conmax_top0|s1|Mux69~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_cyc_is , uart_top0|wb_interface|wb_cyc_is, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o~0 , uart_top0|wb_interface|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o , uart_top0|wb_interface|wb_ack_o, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.10 , uart_top0|wb_interface|wbstate.10, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Selector0~0 , uart_top0|wb_interface|Selector0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.00 , uart_top0|wb_interface|wbstate.00, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre~0 , uart_top0|wb_interface|wre~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre , uart_top0|wb_interface|wre, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o~0 , uart_top0|wb_interface|re_o~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux68~0 , wb_conmax_top0|s1|Mux68~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_we_is , uart_top0|wb_interface|wb_we_is, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~5 , uart_top0|regs|always7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~6 , uart_top0|regs|always7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[1] , uart_top0|regs|mcr[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~10 , openmips0|ex_mem0|mem_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[2] , openmips0|ex_mem0|mem_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[2] , openmips0|mem0|mem_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~10 , openmips0|dwishbone_bus_if|wishbone_data_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[2] , openmips0|dwishbone_bus_if|wishbone_data_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux65~0 , wb_conmax_top0|s1|Mux65~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[2] , uart_top0|wb_interface|wb_dat_is[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~28 , openmips0|ex_mem0|mem_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[26] , openmips0|ex_mem0|mem_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~16 , openmips0|ex_mem0|mem_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[10] , openmips0|ex_mem0|mem_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~0 , openmips0|mem0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~1 , openmips0|mem0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[26] , openmips0|mem0|mem_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~28 , openmips0|dwishbone_bus_if|wishbone_data_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[26] , openmips0|dwishbone_bus_if|wishbone_data_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux41~0 , wb_conmax_top0|s1|Mux41~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[26] , uart_top0|wb_interface|wb_dat_is[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~22 , openmips0|ex_mem0|mem_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[18] , openmips0|ex_mem0|mem_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector65~0 , openmips0|mem0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[18] , openmips0|mem0|mem_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~22 , openmips0|dwishbone_bus_if|wishbone_data_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[18] , openmips0|dwishbone_bus_if|wishbone_data_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux49~0 , wb_conmax_top0|s1|Mux49~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[18] , uart_top0|wb_interface|wb_dat_is[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector73~0 , openmips0|mem0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[10] , openmips0|mem0|mem_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~16 , openmips0|dwishbone_bus_if|wishbone_data_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[10] , openmips0|dwishbone_bus_if|wishbone_data_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux57~0 , wb_conmax_top0|s1|Mux57~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[10] , uart_top0|wb_interface|wb_dat_is[10], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~0 , uart_top0|wb_interface|Mux37~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~1 , uart_top0|wb_interface|Mux37~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[2]~feeder , uart_top0|regs|lcr[2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always4~0 , uart_top0|regs|always4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always4~1 , uart_top0|regs|always4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[2] , uart_top0|regs|lcr[2], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~0 , uart_top0|wb_interface|Mux13~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr_read~0 , uart_top0|regs|msr_read~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~25 , openmips0|ex_mem0|mem_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[23] , openmips0|ex_mem0|mem_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~13 , openmips0|ex_mem0|mem_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[7] , openmips0|ex_mem0|mem_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector60~0 , openmips0|mem0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[23] , openmips0|mem0|mem_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~25 , openmips0|dwishbone_bus_if|wishbone_data_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[23] , openmips0|dwishbone_bus_if|wishbone_data_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux44~0 , wb_conmax_top0|s1|Mux44~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[23] , uart_top0|wb_interface|wb_dat_is[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~19 , openmips0|ex_mem0|mem_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[15] , openmips0|ex_mem0|mem_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector68~0 , openmips0|mem0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[15] , openmips0|mem0|mem_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~19 , openmips0|dwishbone_bus_if|wishbone_data_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[15] , openmips0|dwishbone_bus_if|wishbone_data_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux52~0 , wb_conmax_top0|s1|Mux52~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[15] , uart_top0|wb_interface|wb_dat_is[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~31 , openmips0|ex_mem0|mem_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[31] , openmips0|ex_mem0|mem_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~0 , openmips0|mem0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~1 , openmips0|mem0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[31] , openmips0|mem0|mem_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~31 , openmips0|dwishbone_bus_if|wishbone_data_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[31] , openmips0|dwishbone_bus_if|wishbone_data_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux36~0 , wb_conmax_top0|s1|Mux36~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[31] , uart_top0|wb_interface|wb_dat_is[31], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~0 , uart_top0|wb_interface|Mux32~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[7] , openmips0|mem0|mem_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~13 , openmips0|dwishbone_bus_if|wishbone_data_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[7] , openmips0|dwishbone_bus_if|wishbone_data_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux60~0 , wb_conmax_top0|s1|Mux60~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[7] , uart_top0|wb_interface|wb_dat_is[7], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~1 , uart_top0|wb_interface|Mux32~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[7] , uart_top0|regs|lcr[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr_read~1 , uart_top0|regs|msr_read~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition , uart_top0|regs|lsr_mask_condition, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_d , uart_top0|regs|lsr_mask_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition~2 , uart_top0|regs|lsr_mask_condition~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask , uart_top0|regs|lsr_mask, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[6] , uart_top0|regs|lcr[6], openmips_min_sopc, 1
instance = comp, \uart_in~input , uart_in~input, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0]~0 , uart_top0|regs|i_uart_sync_flops|flop_0[0]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0] , uart_top0|regs|i_uart_sync_flops|flop_0[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|sync_dat_o[0] , uart_top0|regs|i_uart_sync_flops|sync_dat_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~12 , openmips0|id0|reg2_o[12]~12, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~44 , openmips0|regfile1|regs~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1110 , openmips0|regfile1|regs~1110, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~76 , openmips0|regfile1|regs~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1111 , openmips0|regfile1|regs~1111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~812feeder , openmips0|regfile1|regs~812feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~812 , openmips0|regfile1|regs~812, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~876 , openmips0|regfile1|regs~876, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~844feeder , openmips0|regfile1|regs~844feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~844 , openmips0|regfile1|regs~844, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~780 , openmips0|regfile1|regs~780, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1108 , openmips0|regfile1|regs~1108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1109 , openmips0|regfile1|regs~1109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1112 , openmips0|regfile1|regs~1112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~24 , openmips0|id0|reg2_o[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~25 , openmips0|id0|reg2_o[12]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~26 , openmips0|id0|reg2_o[12]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12] , openmips0|id0|reg2_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~0 , openmips0|id_ex0|ex_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[12] , openmips0|id_ex0|ex_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~0 , openmips0|ex_mem0|mem_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[12] , openmips0|ex_mem0|mem_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~1 , openmips0|ex_mem0|mem_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[4] , openmips0|ex_mem0|mem_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~0 , openmips0|mem0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~2 , openmips0|id_ex0|ex_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[28] , openmips0|id_ex0|ex_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~2 , openmips0|ex_mem0|mem_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[28] , openmips0|ex_mem0|mem_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~1 , openmips0|mem0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[28] , openmips0|mem0|mem_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~0 , openmips0|dwishbone_bus_if|wishbone_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[28] , openmips0|dwishbone_bus_if|wishbone_data_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux39~0 , wb_conmax_top0|s1|Mux39~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[28] , uart_top0|wb_interface|wb_dat_is[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[4] , openmips0|mem0|mem_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~3 , openmips0|dwishbone_bus_if|wishbone_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[4] , openmips0|dwishbone_bus_if|wishbone_data_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux63~0 , wb_conmax_top0|s1|Mux63~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[4] , uart_top0|wb_interface|wb_dat_is[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector71~0 , openmips0|mem0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector71~1 , openmips0|mem0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[12] , openmips0|mem0|mem_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~2 , openmips0|dwishbone_bus_if|wishbone_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[12] , openmips0|dwishbone_bus_if|wishbone_data_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux55~0 , wb_conmax_top0|s1|Mux55~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[12] , uart_top0|wb_interface|wb_dat_is[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~3 , openmips0|ex_mem0|mem_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[20] , openmips0|ex_mem0|mem_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector63~0 , openmips0|mem0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[20] , openmips0|mem0|mem_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~1 , openmips0|dwishbone_bus_if|wishbone_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[20] , openmips0|dwishbone_bus_if|wishbone_data_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux47~0 , wb_conmax_top0|s1|Mux47~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[20] , uart_top0|wb_interface|wb_dat_is[20], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~0 , uart_top0|wb_interface|Mux35~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~1 , uart_top0|wb_interface|Mux35~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[4] , uart_top0|regs|mcr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|serial_in~0 , uart_top0|regs|serial_in~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0]~8 , uart_top0|regs|receiver|counter_b[0]~8, openmips_min_sopc, 1
instance = comp, \~GND , ~GND, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~0 , uart_top0|regs|receiver|Equal0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15]~2 , uart_top0|regs|dl[15]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[14] , uart_top0|regs|dl[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15] , uart_top0|regs|dl[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~0 , uart_top0|regs|WideOr1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~12 , openmips0|ex_mem0|mem_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[5] , openmips0|ex_mem0|mem_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[5] , openmips0|mem0|mem_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~12 , openmips0|dwishbone_bus_if|wishbone_data_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[5] , openmips0|dwishbone_bus_if|wishbone_data_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux62~0 , wb_conmax_top0|s1|Mux62~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[5] , uart_top0|wb_interface|wb_dat_is[5], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~8 , openmips0|id0|reg2_o[21]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~12 , openmips0|ex_mem0|mem_wdata~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[21] , openmips0|ex_mem0|mem_wdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~8 , openmips0|ex_mem0|mem_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[0] , openmips0|ex_mem0|mem_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[0] , openmips0|mem0|mem_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~8 , openmips0|dwishbone_bus_if|wishbone_data_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[0] , openmips0|dwishbone_bus_if|wishbone_data_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux66~0 , wb_conmax_top0|s15|Mux66~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux29~0 , wb_conmax_top0|s15|Mux29~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~0 , wb_conmax_top0|m0|s15_stb_o~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~1 , wb_conmax_top0|m0|s15_stb_o~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_cyc_o , wb_conmax_top0|m0|s15_cyc_o, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~114 , openmips0|regfile1|regs~114, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~50 , openmips0|regfile1|regs~50, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~82 , openmips0|regfile1|regs~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1296 , openmips0|regfile1|regs~1296, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1297 , openmips0|regfile1|regs~1297, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~93 , openmips0|regfile1|rdata1[18]~93, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1298 , openmips0|regfile1|regs~1298, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1299 , openmips0|regfile1|regs~1299, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~94 , openmips0|regfile1|rdata1[17]~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1300 , openmips0|regfile1|regs~1300, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1301 , openmips0|regfile1|regs~1301, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~95 , openmips0|regfile1|rdata1[16]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~28 , openmips0|id0|Add5~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~30 , openmips0|id0|Add5~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~32 , openmips0|id0|Add5~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~34 , openmips0|id0|Add5~34, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[17] , openmips0|if_id0|id_pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~28 , openmips0|id0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~30 , openmips0|id0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~32 , openmips0|id0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~28 , openmips0|id0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~30 , openmips0|id0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~32 , openmips0|id0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~28 , openmips0|pc_reg0|Add0~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~30 , openmips0|pc_reg0|Add0~30, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~84 , openmips0|pc_reg0|pc~84, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~85 , openmips0|pc_reg0|pc~85, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~86 , openmips0|pc_reg0|pc~86, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[17] , openmips0|pc_reg0|pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~32 , openmips0|pc_reg0|Add0~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~34 , openmips0|id0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~34 , openmips0|id0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~81 , openmips0|pc_reg0|pc~81, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~82 , openmips0|pc_reg0|pc~82, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~83 , openmips0|pc_reg0|pc~83, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[18] , openmips0|pc_reg0|pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[18] , openmips0|if_id0|id_pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~36 , openmips0|id0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~28 , openmips0|id0|Add3~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~30 , openmips0|id0|Add3~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~32 , openmips0|id0|Add3~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~34 , openmips0|id0|Add3~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~26 , openmips0|id_ex0|ex_link_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~27 , openmips0|id_ex0|ex_link_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[19] , openmips0|id_ex0|ex_link_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~5 , openmips0|ex0|Mux19~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~31 , openmips0|div0|result_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[51] , openmips0|div0|result_o[51], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~30 , openmips0|div0|result_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[19] , openmips0|div0|result_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~39 , openmips0|ex0|ShiftLeft0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~21 , openmips0|ex0|ShiftLeft0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~40 , openmips0|ex0|ShiftLeft0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~41 , openmips0|ex0|ShiftLeft0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~24 , openmips0|ex0|ShiftLeft0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~42 , openmips0|ex0|ShiftLeft0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~43 , openmips0|ex0|ShiftLeft0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~10 , openmips0|ex0|Mux16~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~32 , openmips0|ex0|ShiftLeft0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~49 , openmips0|ex0|ShiftLeft0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~50 , openmips0|ex0|ShiftLeft0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~47 , openmips0|ex0|ShiftLeft0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~29 , openmips0|ex0|ShiftLeft0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~48 , openmips0|ex0|ShiftLeft0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~51 , openmips0|ex0|ShiftLeft0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~11 , openmips0|ex0|Mux16~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~12 , openmips0|ex0|ShiftLeft0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~9 , openmips0|ex0|ShiftLeft0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~4 , openmips0|ex0|ShiftLeft0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~13 , openmips0|ex0|ShiftLeft0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~12 , openmips0|ex0|Mux16~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~74 , openmips0|ex0|ShiftRight0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~48 , openmips0|ex0|ShiftRight0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~75 , openmips0|ex0|ShiftRight0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~72 , openmips0|ex0|ShiftRight0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~56 , openmips0|ex0|ShiftRight0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~73 , openmips0|ex0|ShiftRight0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~76 , openmips0|ex0|ShiftRight0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~0 , openmips0|ex0|Mux21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~67 , openmips0|ex0|ShiftRight0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~69 , openmips0|ex0|ShiftRight0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~68 , openmips0|ex0|ShiftRight0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~70 , openmips0|ex0|ShiftRight0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~71 , openmips0|ex0|ShiftRight0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~6 , openmips0|ex0|Mux19~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~7 , openmips0|ex0|Mux19~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~8 , openmips0|ex0|Mux19~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~9 , openmips0|ex0|Mux19~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~60 , openmips0|ex0|ShiftRight0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~18 , openmips0|ex0|ShiftLeft1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~19 , openmips0|ex0|ShiftLeft1~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~77 , openmips0|ex0|ShiftRight0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~6 , openmips0|ex0|shiftres~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~10 , openmips0|ex0|Mux19~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~14 , openmips0|ex0|Mux19~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~11 , openmips0|ex0|Mux19~11, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~819feeder , openmips0|regfile1|regs~819feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~819 , openmips0|regfile1|regs~819, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~883 , openmips0|regfile1|regs~883, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~787 , openmips0|regfile1|regs~787, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~851feeder , openmips0|regfile1|regs~851feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~851 , openmips0|regfile1|regs~851, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1208 , openmips0|regfile1|regs~1208, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1209 , openmips0|regfile1|regs~1209, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~83feeder , openmips0|regfile1|regs~83feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~83 , openmips0|regfile1|regs~83, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~51 , openmips0|regfile1|regs~51, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1210 , openmips0|regfile1|regs~1210, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1211 , openmips0|regfile1|regs~1211, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1212 , openmips0|regfile1|regs~1212, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~88 , openmips0|id0|reg2_o[19]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~89 , openmips0|id0|reg2_o[19]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~90 , openmips0|id0|reg2_o[19]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19] , openmips0|id0|reg2_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~23 , openmips0|id_ex0|ex_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[19] , openmips0|id_ex0|ex_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~14 , openmips0|ex0|Add4|auto_generated|_~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~15 , openmips0|ex0|Add4|auto_generated|_~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[18]~36 , openmips0|ex0|Add4|auto_generated|result_int[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[19]~38 , openmips0|ex0|Add4|auto_generated|result_int[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[20]~40 , openmips0|ex0|Add4|auto_generated|result_int[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector57~2 , openmips0|ex0|Selector57~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[19] , openmips0|ex0|arithmeticres[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~1 , openmips0|ex0|WideOr15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~0 , openmips0|ex0|WideOr15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~2 , openmips0|ex0|WideOr15~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~31 , openmips0|ex0|Add3~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~33 , openmips0|ex0|Add3~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~35 , openmips0|ex0|Add3~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1180 , openmips0|regfile1|regs~1180, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1181 , openmips0|regfile1|regs~1181, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~813 , openmips0|regfile1|regs~813, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~877 , openmips0|regfile1|regs~877, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~845 , openmips0|regfile1|regs~845, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~781 , openmips0|regfile1|regs~781, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1178 , openmips0|regfile1|regs~1178, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1179 , openmips0|regfile1|regs~1179, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1182 , openmips0|regfile1|regs~1182, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~69 , openmips0|id0|reg2_o[13]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~70 , openmips0|id0|reg2_o[13]~70, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~71 , openmips0|id0|reg2_o[13]~71, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13] , openmips0|id0|reg2_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~18 , openmips0|id_ex0|ex_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[13] , openmips0|id_ex0|ex_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~66 , openmips0|id0|reg2_o[11]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~843feeder , openmips0|regfile1|regs~843feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~843 , openmips0|regfile1|regs~843, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~779 , openmips0|regfile1|regs~779, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1173 , openmips0|regfile1|regs~1173, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~811 , openmips0|regfile1|regs~811, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~875 , openmips0|regfile1|regs~875, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1174 , openmips0|regfile1|regs~1174, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1175 , openmips0|regfile1|regs~1175, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1176 , openmips0|regfile1|regs~1176, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1177 , openmips0|regfile1|regs~1177, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~67 , openmips0|id0|reg2_o[11]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~68 , openmips0|id0|reg2_o[11]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11] , openmips0|id0|reg2_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~17 , openmips0|id_ex0|ex_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[11] , openmips0|id_ex0|ex_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1160 , openmips0|regfile1|regs~1160, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1161 , openmips0|regfile1|regs~1161, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~808feeder , openmips0|regfile1|regs~808feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~808 , openmips0|regfile1|regs~808, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~872 , openmips0|regfile1|regs~872, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~840feeder , openmips0|regfile1|regs~840feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~840 , openmips0|regfile1|regs~840, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~776 , openmips0|regfile1|regs~776, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1158 , openmips0|regfile1|regs~1158, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1159 , openmips0|regfile1|regs~1159, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1162 , openmips0|regfile1|regs~1162, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~57 , openmips0|id0|reg2_o[8]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~58 , openmips0|id0|reg2_o[8]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~59 , openmips0|id0|reg2_o[8]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8] , openmips0|id0|reg2_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~14 , openmips0|id_ex0|ex_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[8] , openmips0|id_ex0|ex_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~9 , openmips0|ex0|Add4~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~11 , openmips0|ex0|Add4~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~13 , openmips0|ex0|Add4~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~15 , openmips0|ex0|Add4~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~17 , openmips0|ex0|Add4~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~19 , openmips0|ex0|Add4~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~21 , openmips0|ex0|Add4~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~23 , openmips0|ex0|Add4~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~25 , openmips0|ex0|Add4~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~27 , openmips0|ex0|Add4~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~29 , openmips0|ex0|Add4~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~31 , openmips0|ex0|Add4~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~33 , openmips0|ex0|Add4~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~35 , openmips0|ex0|Add4~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~37 , openmips0|ex0|Add4~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~39 , openmips0|ex0|Add4~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~41 , openmips0|ex0|Add4~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~43 , openmips0|ex0|Add4~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~45 , openmips0|ex0|Add4~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~47 , openmips0|ex0|Add4~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~49 , openmips0|ex0|Add4~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~51 , openmips0|ex0|Add4~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~53 , openmips0|ex0|Add4~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~55 , openmips0|ex0|Add4~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~57 , openmips0|ex0|Add4~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~59 , openmips0|ex0|Add4~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~61 , openmips0|ex0|Add4~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~63 , openmips0|ex0|Add4~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult3 , openmips0|ex0|Mult0|auto_generated|mac_mult3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out4 , openmips0|ex0|Mult0|auto_generated|mac_out4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~37 , openmips0|ex0|Add3~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~39 , openmips0|ex0|Add3~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~41 , openmips0|ex0|Add3~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~43 , openmips0|ex0|Add3~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~45 , openmips0|ex0|Add3~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~47 , openmips0|ex0|Add3~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~49 , openmips0|ex0|Add3~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~51 , openmips0|ex0|Add3~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~53 , openmips0|ex0|Add3~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~55 , openmips0|ex0|Add3~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~57 , openmips0|ex0|Add3~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~59 , openmips0|ex0|Add3~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~61 , openmips0|ex0|Add3~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~63 , openmips0|ex0|Add3~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~0 , openmips0|ex0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~1 , openmips0|ex0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~3 , openmips0|ex0|Add4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~5 , openmips0|ex0|Add4~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~7 , openmips0|ex0|Add4~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult5 , openmips0|ex0|Mult0|auto_generated|mac_mult5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out6 , openmips0|ex0|Mult0|auto_generated|mac_out6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[0]~0 , openmips0|ex0|Mult0|auto_generated|add9_result[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[1]~2 , openmips0|ex0|Mult0|auto_generated|add9_result[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult1 , openmips0|ex0|Mult0|auto_generated|mac_mult1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out2 , openmips0|ex0|Mult0|auto_generated|mac_out2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~0 , openmips0|ex0|Mult0|auto_generated|op_1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~2 , openmips0|ex0|Mult0|auto_generated|op_1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~1 , openmips0|ex0|Add6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~2 , openmips0|ex0|Add6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~4 , openmips0|ex0|Add6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~6 , openmips0|ex0|Add6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~8 , openmips0|ex0|Add6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~10 , openmips0|ex0|Add6~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~12 , openmips0|ex0|Add6~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~14 , openmips0|ex0|Add6~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~16 , openmips0|ex0|Add6~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~18 , openmips0|ex0|Add6~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~20 , openmips0|ex0|Add6~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~22 , openmips0|ex0|Add6~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~24 , openmips0|ex0|Add6~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~26 , openmips0|ex0|Add6~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~28 , openmips0|ex0|Add6~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~30 , openmips0|ex0|Add6~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~32 , openmips0|ex0|Add6~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~34 , openmips0|ex0|Add6~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~36 , openmips0|ex0|Add6~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~38 , openmips0|ex0|Add6~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~3 , openmips0|ex0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult7 , openmips0|ex0|Mult0|auto_generated|mac_mult7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out8 , openmips0|ex0|Mult0|auto_generated|mac_out8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[2]~4 , openmips0|ex0|Mult0|auto_generated|add9_result[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[3]~6 , openmips0|ex0|Mult0|auto_generated|add9_result[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[4]~8 , openmips0|ex0|Mult0|auto_generated|add9_result[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[5]~10 , openmips0|ex0|Mult0|auto_generated|add9_result[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[6]~12 , openmips0|ex0|Mult0|auto_generated|add9_result[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[7]~14 , openmips0|ex0|Mult0|auto_generated|add9_result[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[8]~16 , openmips0|ex0|Mult0|auto_generated|add9_result[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[9]~18 , openmips0|ex0|Mult0|auto_generated|add9_result[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[10]~20 , openmips0|ex0|Mult0|auto_generated|add9_result[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[11]~22 , openmips0|ex0|Mult0|auto_generated|add9_result[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[12]~24 , openmips0|ex0|Mult0|auto_generated|add9_result[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[13]~26 , openmips0|ex0|Mult0|auto_generated|add9_result[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[14]~28 , openmips0|ex0|Mult0|auto_generated|add9_result[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[15]~30 , openmips0|ex0|Mult0|auto_generated|add9_result[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[16]~32 , openmips0|ex0|Mult0|auto_generated|add9_result[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[17]~34 , openmips0|ex0|Mult0|auto_generated|add9_result[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[18]~36 , openmips0|ex0|Mult0|auto_generated|add9_result[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[19]~38 , openmips0|ex0|Mult0|auto_generated|add9_result[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[20]~40 , openmips0|ex0|Mult0|auto_generated|add9_result[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[21]~42 , openmips0|ex0|Mult0|auto_generated|add9_result[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[22]~44 , openmips0|ex0|Mult0|auto_generated|add9_result[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[23]~46 , openmips0|ex0|Mult0|auto_generated|add9_result[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[24]~48 , openmips0|ex0|Mult0|auto_generated|add9_result[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[25]~50 , openmips0|ex0|Mult0|auto_generated|add9_result[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[26]~52 , openmips0|ex0|Mult0|auto_generated|add9_result[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[27]~54 , openmips0|ex0|Mult0|auto_generated|add9_result[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[28]~56 , openmips0|ex0|Mult0|auto_generated|add9_result[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[29]~58 , openmips0|ex0|Mult0|auto_generated|add9_result[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[30]~60 , openmips0|ex0|Mult0|auto_generated|add9_result[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[31]~62 , openmips0|ex0|Mult0|auto_generated|add9_result[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[32]~64 , openmips0|ex0|Mult0|auto_generated|add9_result[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~4 , openmips0|ex0|Mult0|auto_generated|op_1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~6 , openmips0|ex0|Mult0|auto_generated|op_1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~8 , openmips0|ex0|Mult0|auto_generated|op_1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~10 , openmips0|ex0|Mult0|auto_generated|op_1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~12 , openmips0|ex0|Mult0|auto_generated|op_1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~14 , openmips0|ex0|Mult0|auto_generated|op_1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~16 , openmips0|ex0|Mult0|auto_generated|op_1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~18 , openmips0|ex0|Mult0|auto_generated|op_1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~20 , openmips0|ex0|Mult0|auto_generated|op_1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~22 , openmips0|ex0|Mult0|auto_generated|op_1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~24 , openmips0|ex0|Mult0|auto_generated|op_1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~26 , openmips0|ex0|Mult0|auto_generated|op_1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~28 , openmips0|ex0|Mult0|auto_generated|op_1~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~30 , openmips0|ex0|Mult0|auto_generated|op_1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~32 , openmips0|ex0|Mult0|auto_generated|op_1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~34 , openmips0|ex0|Mult0|auto_generated|op_1~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~36 , openmips0|ex0|Mult0|auto_generated|op_1~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~38 , openmips0|ex0|Mult0|auto_generated|op_1~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~40 , openmips0|ex0|Mult0|auto_generated|op_1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~42 , openmips0|ex0|Mult0|auto_generated|op_1~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~44 , openmips0|ex0|Mult0|auto_generated|op_1~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~46 , openmips0|ex0|Mult0|auto_generated|op_1~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~48 , openmips0|ex0|Mult0|auto_generated|op_1~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~50 , openmips0|ex0|Mult0|auto_generated|op_1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~52 , openmips0|ex0|Mult0|auto_generated|op_1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~54 , openmips0|ex0|Mult0|auto_generated|op_1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~56 , openmips0|ex0|Mult0|auto_generated|op_1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~58 , openmips0|ex0|Mult0|auto_generated|op_1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~60 , openmips0|ex0|Mult0|auto_generated|op_1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~62 , openmips0|ex0|Mult0|auto_generated|op_1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~64 , openmips0|ex0|Mult0|auto_generated|op_1~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~66 , openmips0|ex0|Mult0|auto_generated|op_1~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~40 , openmips0|ex0|Add6~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~42 , openmips0|ex0|Add6~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~44 , openmips0|ex0|Add6~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~46 , openmips0|ex0|Add6~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~48 , openmips0|ex0|Add6~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~50 , openmips0|ex0|Add6~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~52 , openmips0|ex0|Add6~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~54 , openmips0|ex0|Add6~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~56 , openmips0|ex0|Add6~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~58 , openmips0|ex0|Add6~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~60 , openmips0|ex0|Add6~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~62 , openmips0|ex0|Add6~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~64 , openmips0|ex0|Add6~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~66 , openmips0|ex0|Add6~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~68 , openmips0|ex0|Add6~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~70 , openmips0|ex0|Add6~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~72 , openmips0|ex0|Add6~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~74 , openmips0|ex0|Add6~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~76 , openmips0|ex0|Add6~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~78 , openmips0|ex0|Add6~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~80 , openmips0|ex0|Add6~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~82 , openmips0|ex0|Add6~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~84 , openmips0|ex0|Add6~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~86 , openmips0|ex0|Add6~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~88 , openmips0|ex0|Add6~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~90 , openmips0|ex0|Add6~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~92 , openmips0|ex0|Add6~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~94 , openmips0|ex0|Add6~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~96 , openmips0|ex0|Add6~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~98 , openmips0|ex0|Add6~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~100 , openmips0|ex0|Add6~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~102 , openmips0|ex0|Add6~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~4 , openmips0|ex0|Mux19~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~12 , openmips0|ex0|Mux19~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~14 , openmips0|mem_wb0|wb_csr_reg_data~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[19] , openmips0|mem_wb0|wb_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[19] , openmips0|csr0|fcsr[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~14 , openmips0|csr0|mtime~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[19] , openmips0|csr0|mtime[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~0 , openmips0|csr0|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[19] , openmips0|csr0|frm[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~1 , openmips0|csr0|Selector114~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[19] , openmips0|csr0|fflags[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector114~2 , openmips0|csr0|Selector114~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[19] , openmips0|csr0|data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~26 , openmips0|ex0|moveres~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector235~0 , openmips0|ex0|Selector235~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector235~1 , openmips0|ex0|Selector235~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[19] , openmips0|ex0|csr_reg_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~14 , openmips0|ex_mem0|mem_csr_reg_data~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[19] , openmips0|ex_mem0|mem_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~27 , openmips0|ex0|moveres~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[19] , openmips0|ex0|moveres[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~0 , openmips0|ex0|Selector25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~1 , openmips0|ex0|Selector25~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[19] , openmips0|ex0|logicout[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~2 , openmips0|ex0|Mux19~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~13 , openmips0|ex0|Mux19~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[19] , openmips0|ex0|wdata_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~14 , openmips0|ex_mem0|mem_wdata~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[19] , openmips0|ex_mem0|mem_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~11 , openmips0|ex_mem0|mem_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[3] , openmips0|ex_mem0|mem_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~23 , openmips0|ex_mem0|mem_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[19] , openmips0|ex_mem0|mem_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector64~0 , openmips0|mem0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[19] , openmips0|mem0|mem_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~23 , openmips0|dwishbone_bus_if|wishbone_data_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[19] , openmips0|dwishbone_bus_if|wishbone_data_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux48~0 , wb_conmax_top0|s2|Mux48~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~14 , openmips0|ex0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~16 , openmips0|ex0|Add1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~18 , openmips0|ex0|Add1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~10 , openmips0|ex0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~12 , openmips0|ex0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~14 , openmips0|ex0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~75 , openmips0|ex0|Add1~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[7] , openmips0|ex_mem0|mem_mem_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~14 , openmips0|dwishbone_bus_if|wishbone_addr_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[7] , openmips0|dwishbone_bus_if|wishbone_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~12 , openmips0|dwishbone_bus_if|wishbone_addr_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1] , openmips0|dwishbone_bus_if|wishbone_addr_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~74 , openmips0|ex0|Add1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[6] , openmips0|ex_mem0|mem_mem_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~13 , openmips0|dwishbone_bus_if|wishbone_addr_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[6] , openmips0|dwishbone_bus_if|wishbone_addr_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~11 , openmips0|dwishbone_bus_if|wishbone_addr_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[0] , openmips0|dwishbone_bus_if|wishbone_addr_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~0 , gpio_top0|full_decoding~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~0 , wb_conmax_top0|m0|s2_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~1 , wb_conmax_top0|m0|s2_cyc_o_next~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o , wb_conmax_top0|m0|s2_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_cyc_r , wb_conmax_top0|s2|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err~0 , gpio_top0|wb_err~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~8 , gpio_top0|always2~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~9 , gpio_top0|always2~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~10 , gpio_top0|always2~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|always11~8 , gpio_top0|always11~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19] , gpio_top0|rgpio_ints[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26]~5 , gpio_top0|wb_dat_o[26]~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19]~feeder , gpio_top0|rgpio_inte[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|always5~8 , gpio_top0|always5~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23]~1 , gpio_top0|rgpio_inte[23]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19] , gpio_top0|rgpio_inte[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26]~3 , gpio_top0|wb_dat_o[26]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26]~4 , gpio_top0|wb_dat_o[26]~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|always4~8 , gpio_top0|always4~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23]~1 , gpio_top0|rgpio_oe[23]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19] , gpio_top0|rgpio_oe[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19]~feeder , gpio_top0|rgpio_out[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|always6~8 , gpio_top0|always6~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|always3~8 , gpio_top0|always3~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~2 , gpio_top0|rgpio_out[16]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19] , gpio_top0|rgpio_out[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~0 , gpio_top0|Mux12~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|always6~9 , gpio_top0|always6~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23]~1 , gpio_top0|rgpio_ptrig[23]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19] , gpio_top0|rgpio_ptrig[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~1 , gpio_top0|Mux12~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~2 , gpio_top0|Mux12~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[19] , gpio_top0|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~17 , openmips0|ex_mem0|mem_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[11] , openmips0|ex_mem0|mem_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~0 , openmips0|mem0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~29 , openmips0|ex_mem0|mem_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[27] , openmips0|ex_mem0|mem_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~1 , openmips0|mem0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[27] , openmips0|mem0|mem_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~29 , openmips0|dwishbone_bus_if|wishbone_data_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[27] , openmips0|dwishbone_bus_if|wishbone_data_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux40~0 , wb_conmax_top0|s1|Mux40~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[27] , uart_top0|wb_interface|wb_dat_is[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector72~0 , openmips0|mem0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector72~1 , openmips0|mem0|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[11] , openmips0|mem0|mem_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~17 , openmips0|dwishbone_bus_if|wishbone_data_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[11] , openmips0|dwishbone_bus_if|wishbone_data_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux56~0 , wb_conmax_top0|s1|Mux56~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[11] , uart_top0|wb_interface|wb_dat_is[11], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~0 , uart_top0|wb_interface|Mux36~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux48~0 , wb_conmax_top0|s1|Mux48~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[19] , uart_top0|wb_interface|wb_dat_is[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[3] , openmips0|mem0|mem_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~11 , openmips0|dwishbone_bus_if|wishbone_data_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[3] , openmips0|dwishbone_bus_if|wishbone_data_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux64~0 , wb_conmax_top0|s1|Mux64~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[3] , uart_top0|wb_interface|wb_dat_is[3], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~1 , uart_top0|wb_interface|Mux36~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[3] , uart_top0|regs|lcr[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[2] , uart_top0|regs|mcr[2], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~0 , uart_top0|wb_interface|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~26 , openmips0|ex_mem0|mem_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[24] , openmips0|ex_mem0|mem_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~14 , openmips0|ex_mem0|mem_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[8] , openmips0|ex_mem0|mem_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~0 , openmips0|mem0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~1 , openmips0|mem0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[24] , openmips0|mem0|mem_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~26 , openmips0|dwishbone_bus_if|wishbone_data_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[24] , openmips0|dwishbone_bus_if|wishbone_data_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux43~0 , wb_conmax_top0|s1|Mux43~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[24] , uart_top0|wb_interface|wb_dat_is[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux67~0 , wb_conmax_top0|s1|Mux67~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[0] , uart_top0|wb_interface|wb_dat_is[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector75~0 , openmips0|mem0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[8] , openmips0|mem0|mem_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~14 , openmips0|dwishbone_bus_if|wishbone_data_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[8] , openmips0|dwishbone_bus_if|wishbone_data_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux59~0 , wb_conmax_top0|s1|Mux59~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[8] , uart_top0|wb_interface|wb_dat_is[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~20 , openmips0|ex_mem0|mem_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[16] , openmips0|ex_mem0|mem_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector67~0 , openmips0|mem0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[16] , openmips0|mem0|mem_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~20 , openmips0|dwishbone_bus_if|wishbone_data_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[16] , openmips0|dwishbone_bus_if|wishbone_data_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux51~0 , wb_conmax_top0|s1|Mux51~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[16] , uart_top0|wb_interface|wb_dat_is[16], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~2 , uart_top0|wb_interface|Mux39~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~3 , uart_top0|wb_interface|Mux39~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~0 , uart_top0|regs|ier[3]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[0] , uart_top0|regs|ier[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop~0 , uart_top0|regs|rf_pop~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop , uart_top0|regs|rf_pop, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_pulse , uart_top0|regs|receiver|rf_push_pulse, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~0 , uart_top0|regs|receiver|fifo_rx|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~2 , uart_top0|regs|receiver|fifo_rx|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~4 , uart_top0|regs|receiver|fifo_rx|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~6 , uart_top0|regs|receiver|fifo_rx|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~4 , uart_top0|regs|receiver|fifo_rx|Add2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~6 , uart_top0|regs|receiver|fifo_rx|Add2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~11 , uart_top0|regs|receiver|fifo_rx|count~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset~2 , uart_top0|regs|rx_reset~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset , uart_top0|regs|rx_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[2]~8 , uart_top0|regs|receiver|fifo_rx|count[2]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[2]~9 , uart_top0|regs|receiver|fifo_rx|count[2]~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[3] , uart_top0|regs|receiver|fifo_rx|count[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~8 , uart_top0|regs|receiver|fifo_rx|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~1 , uart_top0|regs|rda_int~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0~3 , uart_top0|regs|lsr0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~8 , uart_top0|regs|receiver|fifo_rx|Add2~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~0 , uart_top0|regs|receiver|fifo_rx|Mux56~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~1 , uart_top0|regs|receiver|fifo_rx|Mux56~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[4] , uart_top0|regs|receiver|fifo_rx|count[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0]~10 , uart_top0|regs|receiver|counter_t[0]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|always4~0 , uart_top0|regs|receiver|always4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0]~12 , uart_top0|regs|receiver|counter_t[0]~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0] , uart_top0|regs|receiver|counter_t[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1]~13 , uart_top0|regs|receiver|counter_t[1]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1] , uart_top0|regs|receiver|counter_t[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2]~15 , uart_top0|regs|receiver|counter_t[2]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2] , uart_top0|regs|receiver|counter_t[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3]~17 , uart_top0|regs|receiver|counter_t[3]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3] , uart_top0|regs|receiver|counter_t[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4]~19 , uart_top0|regs|receiver|counter_t[4]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4] , uart_top0|regs|receiver|counter_t[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5]~21 , uart_top0|regs|receiver|counter_t[5]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~0 , uart_top0|regs|lcr[1]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1] , uart_top0|regs|lcr[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~1 , uart_top0|regs|lcr[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0] , uart_top0|regs|lcr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0 , uart_top0|regs|receiver|Decoder4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0_wirecell , uart_top0|regs|receiver|Decoder4~0_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5] , uart_top0|regs|receiver|counter_t[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6]~23 , uart_top0|regs|receiver|counter_t[6]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr7~0 , uart_top0|regs|receiver|WideOr7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6] , uart_top0|regs|receiver|counter_t[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7]~25 , uart_top0|regs|receiver|counter_t[7]~25, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr6~0 , uart_top0|regs|receiver|WideOr6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7] , uart_top0|regs|receiver|counter_t[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~1 , uart_top0|regs|ti_int~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8]~27 , uart_top0|regs|receiver|counter_t[8]~27, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr5~0 , uart_top0|regs|receiver|WideOr5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8] , uart_top0|regs|receiver|counter_t[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9]~29 , uart_top0|regs|receiver|counter_t[9]~29, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9] , uart_top0|regs|receiver|counter_t[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~0 , uart_top0|regs|ti_int~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~2 , uart_top0|regs|ti_int~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int , uart_top0|regs|ti_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_d , uart_top0|regs|ti_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~0 , uart_top0|regs|ti_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~1 , uart_top0|regs|ti_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd , uart_top0|regs|ti_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~3 , uart_top0|regs|iir~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1]~0 , uart_top0|regs|fcr[1]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always6~2 , uart_top0|regs|always6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1] , uart_top0|regs|fcr[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~2 , uart_top0|regs|rda_int~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~0 , uart_top0|regs|rda_int~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~3 , uart_top0|regs|rda_int~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~4 , uart_top0|regs|iir~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[3] , uart_top0|regs|iir[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always8~2 , uart_top0|regs|always8~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[3] , uart_top0|regs|scratch[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0]~feeder , uart_top0|regs|delayed_modem_signals[0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0] , uart_top0|regs|delayed_modem_signals[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset~0 , uart_top0|regs|msi_reset~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset , uart_top0|regs|msi_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr~0 , uart_top0|regs|msr~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[0] , uart_top0|regs|msr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~0 , uart_top0|regs|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~1 , uart_top0|regs|Mux6~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~0 , uart_top0|regs|receiver|rparity~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~0 , uart_top0|regs|receiver|rbit_counter[2]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~0 , uart_top0|regs|receiver|rshift[6]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~1 , uart_top0|regs|receiver|rbit_counter[2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2] , uart_top0|regs|receiver|rbit_counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal3~0 , uart_top0|regs|receiver|Equal3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~2 , uart_top0|regs|receiver|rbit_counter[0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~3 , uart_top0|regs|receiver|rbit_counter[0]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0] , uart_top0|regs|receiver|rbit_counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add1~0 , uart_top0|regs|receiver|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~_wirecell , uart_top0|regs|lcr[1]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[1] , uart_top0|regs|receiver|rbit_counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~0 , uart_top0|regs|receiver|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[2]~5 , uart_top0|regs|receiver|rcounter16[2]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux9~0 , uart_top0|regs|receiver|Mux9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~3 , uart_top0|regs|receiver|rcounter16[3]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~4 , uart_top0|regs|receiver|rcounter16[3]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[1] , uart_top0|regs|receiver|rcounter16[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~0 , uart_top0|regs|receiver|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux8~0 , uart_top0|regs|receiver|Mux8~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[2] , uart_top0|regs|receiver|rcounter16[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~1 , uart_top0|regs|receiver|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux7~0 , uart_top0|regs|receiver|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3] , uart_top0|regs|receiver|rcounter16[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal2~0 , uart_top0|regs|receiver|Equal2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~4 , uart_top0|regs|receiver|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~5 , uart_top0|regs|receiver|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~0 , uart_top0|regs|receiver|Decoder1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~1 , uart_top0|regs|receiver|Mux4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~2 , uart_top0|regs|receiver|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~3 , uart_top0|regs|receiver|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~6 , uart_top0|regs|receiver|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[2] , uart_top0|regs|receiver|rstate[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~0 , uart_top0|regs|receiver|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~1 , uart_top0|regs|receiver|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~3 , uart_top0|regs|receiver|Mux5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~2 , uart_top0|regs|receiver|Mux5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~4 , uart_top0|regs|receiver|Mux5~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[1] , uart_top0|regs|receiver|rstate[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~0 , uart_top0|regs|receiver|Selector11~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~6 , uart_top0|regs|receiver|rf_data_in[0]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector8~0 , uart_top0|regs|receiver|Selector8~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~2 , uart_top0|regs|receiver|rf_data_in[2]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~7 , uart_top0|regs|receiver|rf_data_in[0]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0] , uart_top0|regs|receiver|rf_data_in[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~49 , uart_top0|regs|receiver|fifo_rx|fifo~49, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[15][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top~0 , uart_top0|regs|receiver|fifo_rx|top~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[0]~1 , uart_top0|regs|receiver|fifo_rx|top[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[0] , uart_top0|regs|receiver|fifo_rx|top[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~0 , uart_top0|regs|receiver|fifo_rx|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[1] , uart_top0|regs|receiver|fifo_rx|top[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~1 , uart_top0|regs|receiver|fifo_rx|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[2] , uart_top0|regs|receiver|fifo_rx|top[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~2 , uart_top0|regs|receiver|fifo_rx|Add0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[3] , uart_top0|regs|receiver|fifo_rx|top[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~15 , uart_top0|regs|receiver|fifo_rx|Decoder1~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2]~47 , uart_top0|regs|receiver|fifo_rx|fifo[15][2]~47, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~0 , uart_top0|regs|receiver|fifo_rx|bottom~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~1 , uart_top0|regs|receiver|fifo_rx|bottom~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[0] , uart_top0|regs|receiver|fifo_rx|bottom[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~2 , uart_top0|regs|receiver|fifo_rx|bottom~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1] , uart_top0|regs|receiver|fifo_rx|bottom[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~0 , uart_top0|regs|receiver|fifo_rx|Add3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~3 , uart_top0|regs|receiver|fifo_rx|bottom~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[2]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[2] , uart_top0|regs|receiver|fifo_rx|bottom[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~1 , uart_top0|regs|receiver|fifo_rx|Add3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~4 , uart_top0|regs|receiver|fifo_rx|bottom~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[3]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[3]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[3] , uart_top0|regs|receiver|fifo_rx|bottom[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~3 , uart_top0|regs|receiver|fifo_rx|Decoder0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2]~46 , uart_top0|regs|receiver|fifo_rx|fifo[15][2]~46, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2]~48 , uart_top0|regs|receiver|fifo_rx|fifo[15][2]~48, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][0] , uart_top0|regs|receiver|fifo_rx|fifo[15][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~7 , uart_top0|regs|receiver|fifo_rx|Decoder1~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~23 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~7 , uart_top0|regs|receiver|fifo_rx|Decoder0~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~22 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~24 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~24, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0] , uart_top0|regs|receiver|fifo_rx|fifo[11][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~5 , uart_top0|regs|receiver|fifo_rx|Decoder1~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~17 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~5 , uart_top0|regs|receiver|fifo_rx|Decoder0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~16 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~18 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0] , uart_top0|regs|receiver|fifo_rx|fifo[9][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~7 , uart_top0|regs|receiver|fifo_rx|Mux63~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~0 , uart_top0|regs|receiver|fifo_rx|Decoder0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~37 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~37, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~12 , uart_top0|regs|receiver|fifo_rx|Decoder1~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~38 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~38, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~39 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~39, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0] , uart_top0|regs|receiver|fifo_rx|fifo[13][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~8 , uart_top0|regs|receiver|fifo_rx|Mux63~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~4 , uart_top0|regs|receiver|fifo_rx|Decoder1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~14 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~4 , uart_top0|regs|receiver|fifo_rx|Decoder0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~13 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~15 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0] , uart_top0|regs|receiver|fifo_rx|fifo[10][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~6 , uart_top0|regs|receiver|fifo_rx|Decoder1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~6 , uart_top0|regs|receiver|fifo_rx|Decoder0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][0] , uart_top0|regs|receiver|fifo_rx|fifo[8][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~0 , uart_top0|regs|receiver|fifo_rx|Mux63~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~14 , uart_top0|regs|receiver|fifo_rx|Decoder1~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~44 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~44, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~2 , uart_top0|regs|receiver|fifo_rx|Decoder0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~43 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~43, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~45 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~45, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0] , uart_top0|regs|receiver|fifo_rx|fifo[12][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~13 , uart_top0|regs|receiver|fifo_rx|Decoder1~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2]~41 , uart_top0|regs|receiver|fifo_rx|fifo[14][2]~41, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~1 , uart_top0|regs|receiver|fifo_rx|Decoder0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2]~40 , uart_top0|regs|receiver|fifo_rx|fifo[14][2]~40, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2]~42 , uart_top0|regs|receiver|fifo_rx|fifo[14][2]~42, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0] , uart_top0|regs|receiver|fifo_rx|fifo[14][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~1 , uart_top0|regs|receiver|fifo_rx|Mux63~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~28 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~28, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~9 , uart_top0|regs|receiver|fifo_rx|Decoder1~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~29 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~29, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~30 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~30, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0] , uart_top0|regs|receiver|fifo_rx|fifo[1][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~11 , uart_top0|regs|receiver|fifo_rx|Decoder1~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1]~35 , uart_top0|regs|receiver|fifo_rx|fifo[3][1]~35, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1]~34 , uart_top0|regs|receiver|fifo_rx|fifo[3][1]~34, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1]~36 , uart_top0|regs|receiver|fifo_rx|fifo[3][1]~36, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][0] , uart_top0|regs|receiver|fifo_rx|fifo[3][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~2 , uart_top0|regs|receiver|fifo_rx|Mux63~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~3 , uart_top0|regs|receiver|fifo_rx|Decoder1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~11 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~10 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~12 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][0] , uart_top0|regs|receiver|fifo_rx|fifo[7][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~0 , uart_top0|regs|receiver|fifo_rx|Decoder1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0]~2 , uart_top0|regs|receiver|fifo_rx|fifo[5][0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0]~1 , uart_top0|regs|receiver|fifo_rx|fifo[5][0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0]~3 , uart_top0|regs|receiver|fifo_rx|fifo[5][0]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0] , uart_top0|regs|receiver|fifo_rx|fifo[5][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~3 , uart_top0|regs|receiver|fifo_rx|Mux63~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~2 , uart_top0|regs|receiver|fifo_rx|Decoder1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][0] , uart_top0|regs|receiver|fifo_rx|fifo[4][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~4 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~1 , uart_top0|regs|receiver|fifo_rx|Decoder1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~5 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~6 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0] , uart_top0|regs|receiver|fifo_rx|fifo[6][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0]~31 , uart_top0|regs|receiver|fifo_rx|fifo[0][0]~31, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~10 , uart_top0|regs|receiver|fifo_rx|Decoder1~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0]~32 , uart_top0|regs|receiver|fifo_rx|fifo[0][0]~32, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0]~33 , uart_top0|regs|receiver|fifo_rx|fifo[0][0]~33, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0] , uart_top0|regs|receiver|fifo_rx|fifo[0][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~8 , uart_top0|regs|receiver|fifo_rx|Decoder1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][0] , uart_top0|regs|receiver|fifo_rx|fifo[2][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~4 , uart_top0|regs|receiver|fifo_rx|Mux63~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~5 , uart_top0|regs|receiver|fifo_rx|Mux63~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~6 , uart_top0|regs|receiver|fifo_rx|Mux63~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~9 , uart_top0|regs|receiver|fifo_rx|Mux63~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3_d , uart_top0|regs|lsr3_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r~0 , uart_top0|regs|lsr3r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r , uart_top0|regs|lsr3r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11]~feeder , uart_top0|regs|dl[11]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11] , uart_top0|regs|dl[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~2 , uart_top0|regs|Mux6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~feeder , uart_top0|regs|ier[3]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3] , uart_top0|regs|ier[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~2 , uart_top0|regs|Mux0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~1 , uart_top0|regs|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~3 , uart_top0|regs|Mux0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~4 , uart_top0|regs|Mux0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~4 , uart_top0|regs|receiver|rshift[6]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector16~0 , uart_top0|regs|receiver|Selector16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~7 , uart_top0|regs|receiver|rshift[7]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~8 , uart_top0|regs|receiver|rshift[7]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7] , uart_top0|regs|receiver|rshift[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~3 , uart_top0|regs|receiver|rshift[6]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~5 , uart_top0|regs|receiver|rshift[6]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~6 , uart_top0|regs|receiver|rshift[6]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6] , uart_top0|regs|receiver|rshift[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~0 , uart_top0|regs|receiver|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~1 , uart_top0|regs|receiver|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0]~1 , uart_top0|regs|receiver|rshift[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[5] , uart_top0|regs|receiver|rshift[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift~2 , uart_top0|regs|receiver|rshift~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[4] , uart_top0|regs|receiver|rshift[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector20~0 , uart_top0|regs|receiver|Selector20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[3] , uart_top0|regs|receiver|rshift[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[5]~0 , uart_top0|regs|receiver|rf_data_in[5]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector4~0 , uart_top0|regs|receiver|Selector4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~1 , uart_top0|regs|receiver|Decoder1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3]~1 , uart_top0|regs|receiver|rf_data_in[3]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[6] , uart_top0|regs|receiver|rf_data_in[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~4feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram~4feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~9 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~10 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~4 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~1 , uart_top0|regs|Mux4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7]~3 , uart_top0|regs|dl[7]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3] , uart_top0|regs|dl[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector21~0 , uart_top0|regs|receiver|Selector21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[2] , uart_top0|regs|receiver|rshift[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector22~0 , uart_top0|regs|receiver|Selector22~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[1] , uart_top0|regs|receiver|rshift[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector23~0 , uart_top0|regs|receiver|Selector23~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0] , uart_top0|regs|receiver|rshift[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector7~0 , uart_top0|regs|receiver|Selector7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3] , uart_top0|regs|receiver|rf_data_in[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector6~0 , uart_top0|regs|receiver|Selector6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[4] , uart_top0|regs|receiver|rf_data_in[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector5~0 , uart_top0|regs|receiver|Selector5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[5] , uart_top0|regs|receiver|rf_data_in[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector3~0 , uart_top0|regs|receiver|Selector3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[7] , uart_top0|regs|receiver|rf_data_in[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector2~0 , uart_top0|regs|receiver|Selector2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[8] , uart_top0|regs|receiver|rf_data_in[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector1~0 , uart_top0|regs|receiver|Selector1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[9] , uart_top0|regs|receiver|rf_data_in[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector0~0 , uart_top0|regs|receiver|Selector0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[10] , uart_top0|regs|receiver|rf_data_in[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~2 , uart_top0|regs|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~5 , uart_top0|regs|Mux6~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~3 , uart_top0|regs|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~4 , uart_top0|regs|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~5 , uart_top0|regs|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~6 , uart_top0|regs|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~7 , uart_top0|regs|Mux4~7, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~1 , uart_top0|wb_interface|Mux12~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o , uart_top0|wb_interface|re_o, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[19] , uart_top0|wb_interface|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~0 , wb_conmax_top0|m0|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~57 , openmips0|dwishbone_bus_if|rd_buf~57, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0]~35 , openmips0|dwishbone_bus_if|rd_buf[0]~35, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[19] , openmips0|dwishbone_bus_if|rd_buf[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector120~0 , openmips0|dwishbone_bus_if|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector139~0clkctrl , openmips0|dwishbone_bus_if|Selector139~0clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[19] , openmips0|dwishbone_bus_if|cpu_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~47 , openmips0|mem0|wdata_o[19]~47, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~48 , openmips0|mem0|wdata_o[19]~48, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~21 , openmips0|mem_wb0|wb_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[19] , openmips0|mem_wb0|wb_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~115 , openmips0|regfile1|regs~115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1294 , openmips0|regfile1|regs~1294, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1295 , openmips0|regfile1|regs~1295, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~92 , openmips0|regfile1|rdata1[19]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~36 , openmips0|id0|Add5~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~34 , openmips0|pc_reg0|Add0~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~36 , openmips0|id0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~78 , openmips0|pc_reg0|pc~78, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~79 , openmips0|pc_reg0|pc~79, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~80 , openmips0|pc_reg0|pc~80, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[19] , openmips0|pc_reg0|pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[19] , openmips0|if_id0|id_pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~63 , openmips0|id0|reg1_o[19]~63, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1075 , openmips0|regfile1|regs~1075, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1076 , openmips0|regfile1|regs~1076, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~42 , openmips0|regfile1|rdata1[19]~42, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~43 , openmips0|regfile1|rdata1[19]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~64 , openmips0|id0|reg1_o[19]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~62 , openmips0|id0|reg1_o[19]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~65 , openmips0|id0|reg1_o[19]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19] , openmips0|id0|reg1_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~14 , openmips0|id_ex0|ex_reg1~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[19] , openmips0|id_ex0|ex_reg1[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~17 , openmips0|ex0|Add0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~19 , openmips0|ex0|Add0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~21 , openmips0|ex0|Add0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~23 , openmips0|ex0|Add0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~25 , openmips0|ex0|Add0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~27 , openmips0|ex0|Add0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~29 , openmips0|ex0|Add0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~31 , openmips0|ex0|Add0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~33 , openmips0|ex0|Add0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~35 , openmips0|ex0|Add0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~37 , openmips0|ex0|Add0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~39 , openmips0|ex0|Add0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~41 , openmips0|ex0|Add0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~43 , openmips0|ex0|Add0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~45 , openmips0|ex0|Add0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~47 , openmips0|ex0|Add0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~48 , openmips0|ex0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~21 , openmips0|ex0|Add1~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~23 , openmips0|ex0|Add1~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~25 , openmips0|ex0|Add1~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~27 , openmips0|ex0|Add1~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~29 , openmips0|ex0|Add1~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~31 , openmips0|ex0|Add1~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~33 , openmips0|ex0|Add1~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~35 , openmips0|ex0|Add1~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~37 , openmips0|ex0|Add1~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~39 , openmips0|ex0|Add1~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~41 , openmips0|ex0|Add1~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~43 , openmips0|ex0|Add1~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~45 , openmips0|ex0|Add1~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~47 , openmips0|ex0|Add1~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~49 , openmips0|ex0|Add1~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~51 , openmips0|ex0|Add1~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~52 , openmips0|ex0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~78 , openmips0|ex0|Add1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[24] , openmips0|ex_mem0|mem_mem_addr[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~17 , openmips0|dwishbone_bus_if|wishbone_addr_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[24] , openmips0|dwishbone_bus_if|wishbone_addr_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m0_cyc_r , wb_conmax_top0|s15|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~54 , openmips0|ex0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~50 , openmips0|ex0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~79 , openmips0|ex0|Add1~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[25] , openmips0|ex_mem0|mem_mem_addr[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~18 , openmips0|dwishbone_bus_if|wishbone_addr_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[25] , openmips0|dwishbone_bus_if|wishbone_addr_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~1 , wb_conmax_top0|rf|rf_sel~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~56 , openmips0|ex0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~58 , openmips0|ex0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~54 , openmips0|ex0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~77 , openmips0|ex0|Add1~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[27] , openmips0|ex_mem0|mem_mem_addr[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~16 , openmips0|dwishbone_bus_if|wishbone_addr_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[27] , openmips0|dwishbone_bus_if|wishbone_addr_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~52 , openmips0|ex0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~76 , openmips0|ex0|Add1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[26] , openmips0|ex_mem0|mem_mem_addr[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~15 , openmips0|dwishbone_bus_if|wishbone_addr_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[26] , openmips0|dwishbone_bus_if|wishbone_addr_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~0 , wb_conmax_top0|rf|rf_sel~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~2 , wb_conmax_top0|rf|rf_sel~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we~0 , wb_conmax_top0|rf|rf_we~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we , wb_conmax_top0|rf|rf_we, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux27~0 , wb_conmax_top0|s15|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux28~0 , wb_conmax_top0|s15|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~34 , wb_conmax_top0|rf|Equal1~34, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~42 , wb_conmax_top0|rf|Equal1~42, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[1] , wb_conmax_top0|rf|conf15[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~0 , wb_conmax_top0|s15|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|next , wb_conmax_top0|s15|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out~0 , wb_conmax_top0|s15|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[1] , wb_conmax_top0|s15|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[0] , wb_conmax_top0|rf|conf15[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector0~0 , wb_conmax_top0|s15|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant0 , wb_conmax_top0|s15|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector0~0 , wb_conmax_top0|s15|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant0 , wb_conmax_top0|s15|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~0 , wb_conmax_top0|s15|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant0 , wb_conmax_top0|s15|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector0~0 , wb_conmax_top0|s15|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant0 , wb_conmax_top0|s15|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~1 , wb_conmax_top0|s15|msel|arb1|Selector0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[0] , wb_conmax_top0|s15|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux0~0 , wb_conmax_top0|s15|msel|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux0~1 , wb_conmax_top0|s15|msel|Mux0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux67~0 , wb_conmax_top0|s15|Mux67~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0]~feeder , wb_conmax_top0|rf|conf2[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~33 , wb_conmax_top0|rf|Equal1~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~41 , wb_conmax_top0|rf|Equal1~41, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0] , wb_conmax_top0|rf|conf2[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1]~feeder , wb_conmax_top0|rf|conf2[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1] , wb_conmax_top0|rf|conf2[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector0~0 , wb_conmax_top0|s2|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant0 , wb_conmax_top0|s2|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector0~0 , wb_conmax_top0|s2|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant0 , wb_conmax_top0|s2|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err~1 , gpio_top0|wb_err~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|next , wb_conmax_top0|s2|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out~0 , wb_conmax_top0|s2|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[1] , wb_conmax_top0|s2|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~0 , wb_conmax_top0|s2|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant0 , wb_conmax_top0|s2|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector0~0 , wb_conmax_top0|s2|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant0 , wb_conmax_top0|s2|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~1 , wb_conmax_top0|s2|msel|arb1|Selector0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[0] , wb_conmax_top0|s2|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~0 , wb_conmax_top0|s2|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~1 , wb_conmax_top0|s2|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux46~0 , wb_conmax_top0|s2|Mux46~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[21]~feeder , gpio_top0|rgpio_inte[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[21] , gpio_top0|rgpio_inte[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21] , gpio_top0|rgpio_oe[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21]~feeder , gpio_top0|rgpio_out[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21] , gpio_top0|rgpio_out[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~0 , gpio_top0|Mux10~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[21] , gpio_top0|rgpio_ptrig[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~1 , gpio_top0|Mux10~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[21] , gpio_top0|rgpio_ints[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~2 , gpio_top0|Mux10~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[21] , gpio_top0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[5] , uart_top0|regs|lcr[5], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~0 , uart_top0|wb_interface|Mux10~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~1 , uart_top0|wb_interface|Mux10~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~7 , uart_top0|regs|Mux0~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~6 , uart_top0|regs|Mux0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0]~8 , uart_top0|regs|block_cnt[0]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push~0 , uart_top0|regs|tf_push~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always31~0 , uart_top0|regs|always31~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3]~15 , uart_top0|regs|block_cnt[3]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4]~17 , uart_top0|regs|block_cnt[4]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4] , uart_top0|regs|block_cnt[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5]~19 , uart_top0|regs|block_cnt[5]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr3~0 , uart_top0|regs|WideOr3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5] , uart_top0|regs|block_cnt[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6]~21 , uart_top0|regs|block_cnt[6]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0 , uart_top0|regs|WideOr2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0_wirecell , uart_top0|regs|WideOr2~0_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6] , uart_top0|regs|block_cnt[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7]~23 , uart_top0|regs|block_cnt[7]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7] , uart_top0|regs|block_cnt[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~3 , uart_top0|regs|lsr5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6]~10 , uart_top0|regs|block_cnt[6]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0] , uart_top0|regs|block_cnt[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1]~11 , uart_top0|regs|block_cnt[1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1] , uart_top0|regs|block_cnt[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2]~13 , uart_top0|regs|block_cnt[2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2] , uart_top0|regs|block_cnt[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3] , uart_top0|regs|block_cnt[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~2 , uart_top0|regs|lsr5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push , uart_top0|regs|tf_push, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~0 , uart_top0|regs|transmitter|fifo_tx|Add2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~0 , uart_top0|regs|transmitter|fifo_tx|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~8 , uart_top0|regs|transmitter|fifo_tx|count~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~_wirecell , uart_top0|regs|lcr[0]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~_wirecell , uart_top0|regs|transmitter|bit_counter[0]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~0 , uart_top0|regs|transmitter|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux20~0 , uart_top0|regs|transmitter|Mux20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4]~0 , uart_top0|regs|transmitter|counter[4]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[0] , uart_top0|regs|transmitter|counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6~2 , uart_top0|regs|lsr6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~1 , uart_top0|regs|transmitter|counter[1]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~2 , uart_top0|regs|transmitter|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~2 , uart_top0|regs|transmitter|counter[1]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1] , uart_top0|regs|transmitter|counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~4 , uart_top0|regs|transmitter|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux18~0 , uart_top0|regs|transmitter|Mux18~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[2] , uart_top0|regs|transmitter|counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~6 , uart_top0|regs|transmitter|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1 , uart_top0|regs|transmitter|WideNor1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux17~0 , uart_top0|regs|transmitter|Mux17~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[3] , uart_top0|regs|transmitter|counter[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~8 , uart_top0|regs|transmitter|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux16~0 , uart_top0|regs|transmitter|Mux16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4] , uart_top0|regs|transmitter|counter[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1~0 , uart_top0|regs|transmitter|WideNor1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~0 , uart_top0|regs|transmitter|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~7 , uart_top0|regs|transmitter|bit_out~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~2 , uart_top0|regs|transmitter|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~2 , uart_top0|regs|transmitter|bit_counter[0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0] , uart_top0|regs|transmitter|bit_counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add0~0 , uart_top0|regs|transmitter|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[1] , uart_top0|regs|transmitter|bit_counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor~0 , uart_top0|regs|transmitter|parity_xor~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~0 , uart_top0|regs|transmitter|bit_counter[2]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~1 , uart_top0|regs|transmitter|bit_counter[2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2] , uart_top0|regs|transmitter|bit_counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|LessThan0~0 , uart_top0|regs|transmitter|LessThan0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~1 , uart_top0|regs|transmitter|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Equal1~0 , uart_top0|regs|transmitter|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux3~0 , uart_top0|regs|transmitter|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[1] , uart_top0|regs|transmitter|tstate[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~3 , uart_top0|regs|transmitter|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~4 , uart_top0|regs|transmitter|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~5 , uart_top0|regs|transmitter|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~6 , uart_top0|regs|transmitter|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[0] , uart_top0|regs|transmitter|tstate[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~0 , uart_top0|regs|transmitter|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~1 , uart_top0|regs|transmitter|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tf_pop , uart_top0|regs|transmitter|tf_pop, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~2 , uart_top0|regs|transmitter|fifo_tx|Add2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~4 , uart_top0|regs|transmitter|fifo_tx|Add2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~2 , uart_top0|regs|transmitter|fifo_tx|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~4 , uart_top0|regs|transmitter|fifo_tx|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~6 , uart_top0|regs|transmitter|fifo_tx|count~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[2] , uart_top0|regs|transmitter|fifo_tx|count[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~6 , uart_top0|regs|transmitter|fifo_tx|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~6 , uart_top0|regs|transmitter|fifo_tx|Add2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~3 , uart_top0|regs|transmitter|fifo_tx|count~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3] , uart_top0|regs|transmitter|fifo_tx|count[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~8 , uart_top0|regs|transmitter|fifo_tx|Add2~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~8 , uart_top0|regs|transmitter|fifo_tx|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~0 , uart_top0|regs|transmitter|fifo_tx|count~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~1 , uart_top0|regs|transmitter|fifo_tx|count~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~2 , uart_top0|regs|transmitter|fifo_tx|count~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[4] , uart_top0|regs|transmitter|fifo_tx|count[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3]~4 , uart_top0|regs|transmitter|fifo_tx|count[3]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3]~5 , uart_top0|regs|transmitter|fifo_tx|count[3]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[0] , uart_top0|regs|transmitter|fifo_tx|count[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5 , uart_top0|regs|lsr5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5_d , uart_top0|regs|lsr5_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r~0 , uart_top0|regs|lsr5r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r , uart_top0|regs|lsr5r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~0 , uart_top0|regs|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~1 , uart_top0|regs|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~5 , uart_top0|regs|Mux0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[5] , uart_top0|regs|scratch[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dtr_pad_o , uart_top0|regs|dtr_pad_o, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dsr_c~0 , uart_top0|regs|dsr_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[5] , uart_top0|regs|msr[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~2 , uart_top0|regs|Mux2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[5] , uart_top0|regs|dl[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~6feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram~6feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~6 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~3 , uart_top0|regs|Mux2~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~4 , uart_top0|regs|Mux2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~5 , uart_top0|regs|Mux2~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~6 , uart_top0|regs|Mux2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~2 , uart_top0|wb_interface|Mux10~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[21] , uart_top0|wb_interface|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~0 , wb_conmax_top0|m0|Mux10~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~64 , openmips0|dwishbone_bus_if|rd_buf~64, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[21] , openmips0|dwishbone_bus_if|rd_buf[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector118~0 , openmips0|dwishbone_bus_if|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[21] , openmips0|dwishbone_bus_if|cpu_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~43 , openmips0|mem0|wdata_o[21]~43, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~44 , openmips0|mem0|wdata_o[21]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~56 , openmips0|id0|reg1_o[21]~56, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~19 , openmips0|mem_wb0|wb_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[21] , openmips0|mem_wb0|wb_wdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~85 , openmips0|regfile1|regs~85, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~53 , openmips0|regfile1|regs~53, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1071 , openmips0|regfile1|regs~1071, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~117 , openmips0|regfile1|regs~117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1072 , openmips0|regfile1|regs~1072, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~38 , openmips0|regfile1|rdata1[21]~38, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~39 , openmips0|regfile1|rdata1[21]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~57 , openmips0|id0|reg1_o[21]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~58 , openmips0|id0|reg1_o[21]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21] , openmips0|id0|reg1_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~12 , openmips0|id_ex0|ex_reg1~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[21] , openmips0|id_ex0|ex_reg1[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~2 , openmips0|ex0|Selector23~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~3 , openmips0|ex0|Selector23~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[21] , openmips0|ex0|logicout[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector233~0 , openmips0|ex0|Selector233~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector233~1 , openmips0|ex0|Selector233~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[21] , openmips0|ex0|csr_reg_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~12 , openmips0|ex_mem0|mem_csr_reg_data~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[21] , openmips0|ex_mem0|mem_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~12 , openmips0|mem_wb0|wb_csr_reg_data~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[21] , openmips0|mem_wb0|wb_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~12 , openmips0|csr0|mtime~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[21] , openmips0|csr0|mtime[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[21] , openmips0|csr0|fcsr[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~0 , openmips0|csr0|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[21] , openmips0|csr0|fflags[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[21] , openmips0|csr0|frm[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~1 , openmips0|csr0|Selector112~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector112~2 , openmips0|csr0|Selector112~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[21] , openmips0|csr0|data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~22 , openmips0|ex0|moveres~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~23 , openmips0|ex0|moveres~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[21] , openmips0|ex0|moveres[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~1 , openmips0|ex0|Mux21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~12 , openmips0|ex0|Add4|auto_generated|_~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~13 , openmips0|ex0|Add4|auto_generated|_~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[21]~42 , openmips0|ex0|Add4|auto_generated|result_int[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[22]~44 , openmips0|ex0|Add4|auto_generated|result_int[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector55~2 , openmips0|ex0|Selector55~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[21] , openmips0|ex0|arithmeticres[21], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~36 , openmips0|id0|Add3~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~38 , openmips0|id0|Add3~38, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~22 , openmips0|id_ex0|ex_link_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~23 , openmips0|id_ex0|ex_link_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[21] , openmips0|id_ex0|ex_link_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~9 , openmips0|ex0|Mux21~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~27 , openmips0|div0|result_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[53] , openmips0|div0|result_o[53], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~8 , openmips0|ex0|ShiftRight0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~7 , openmips0|ex0|ShiftRight0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~9 , openmips0|ex0|ShiftRight0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~17 , openmips0|ex0|ShiftRight0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~16 , openmips0|ex0|ShiftRight0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~18 , openmips0|ex0|ShiftRight0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~110 , openmips0|ex0|ShiftRight0~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~14 , openmips0|ex0|ShiftRight0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~15 , openmips0|ex0|ShiftRight0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~111 , openmips0|ex0|ShiftRight0~111, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~15 , openmips0|ex0|ShiftLeft1~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~16 , openmips0|ex0|ShiftLeft1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~4 , openmips0|ex0|shiftres~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~25 , openmips0|ex0|ShiftLeft0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~54 , openmips0|ex0|ShiftLeft0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~69 , openmips0|ex0|ShiftLeft0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~22 , openmips0|ex0|ShiftLeft0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~58 , openmips0|ex0|ShiftLeft0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~71 , openmips0|ex0|ShiftLeft0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~89 , openmips0|ex0|ShiftLeft0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~92 , openmips0|ex0|ShiftLeft0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~4 , openmips0|ex0|Mux21~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~90 , openmips0|ex0|ShiftLeft0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~7 , openmips0|ex0|ShiftLeft0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~63 , openmips0|ex0|ShiftLeft0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~75 , openmips0|ex0|ShiftLeft0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~91 , openmips0|ex0|ShiftLeft0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~5 , openmips0|ex0|Mux21~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~65 , openmips0|ex0|ShiftLeft0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~30 , openmips0|ex0|ShiftLeft0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~76 , openmips0|ex0|ShiftLeft0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~56 , openmips0|ex0|ShiftLeft0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~33 , openmips0|ex0|ShiftLeft0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~70 , openmips0|ex0|ShiftLeft0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~88 , openmips0|ex0|ShiftLeft0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~6 , openmips0|ex0|Mux21~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector121~0 , openmips0|ex0|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector122~0 , openmips0|ex0|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector125~0 , openmips0|ex0|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector126~0 , openmips0|ex0|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector127~0 , openmips0|ex0|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~28 , openmips0|div0|Add1~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~30 , openmips0|div0|Add1~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~32 , openmips0|div0|Add1~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~34 , openmips0|div0|Add1~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~36 , openmips0|div0|Add1~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~38 , openmips0|div0|Add1~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~40 , openmips0|div0|Add1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[20]~11 , openmips0|ex0|div_opdata1_o[20]~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[16]~15 , openmips0|ex0|div_opdata1_o[16]~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[15]~16 , openmips0|ex0|div_opdata1_o[15]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~30 , openmips0|div0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~32 , openmips0|div0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~0 , openmips0|div0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~1 , openmips0|div0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[21]~3 , openmips0|div0|dividend[21]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54]~2 , openmips0|div0|dividend[54]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[21]~4 , openmips0|div0|dividend[21]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[16] , openmips0|div0|dividend[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~34 , openmips0|div0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~0 , openmips0|div0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~1 , openmips0|div0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[17] , openmips0|div0|dividend[17], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~36 , openmips0|div0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~38 , openmips0|div0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~40 , openmips0|div0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~42 , openmips0|div0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~0 , openmips0|div0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~1 , openmips0|div0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[21] , openmips0|div0|dividend[21], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~26 , openmips0|div0|result_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[21] , openmips0|div0|result_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~7 , openmips0|ex0|Mux21~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~8 , openmips0|ex0|Mux21~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~10 , openmips0|ex0|Mux21~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~2 , openmips0|ex0|Mux21~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~68 , openmips0|ex0|Mult0|auto_generated|op_1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~70 , openmips0|ex0|Mult0|auto_generated|op_1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~104 , openmips0|ex0|Add6~104, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~106 , openmips0|ex0|Add6~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~3 , openmips0|ex0|Mux21~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~11 , openmips0|ex0|Mux21~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~12 , openmips0|ex0|Mux21~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[21] , openmips0|ex0|wdata_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~94 , openmips0|id0|reg2_o[21]~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~789 , openmips0|regfile1|regs~789, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~853feeder , openmips0|regfile1|regs~853feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~853 , openmips0|regfile1|regs~853, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1218 , openmips0|regfile1|regs~1218, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~821feeder , openmips0|regfile1|regs~821feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~821 , openmips0|regfile1|regs~821, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~885 , openmips0|regfile1|regs~885, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1219 , openmips0|regfile1|regs~1219, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1220 , openmips0|regfile1|regs~1220, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1221 , openmips0|regfile1|regs~1221, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1222 , openmips0|regfile1|regs~1222, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~95 , openmips0|id0|reg2_o[21]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~96 , openmips0|id0|reg2_o[21]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21] , openmips0|id0|reg2_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~24 , openmips0|id_ex0|ex_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[21] , openmips0|id_ex0|ex_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~24 , openmips0|ex_mem0|mem_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[21] , openmips0|ex_mem0|mem_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector62~0 , openmips0|mem0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector62~1 , openmips0|mem0|Selector62~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[21] , openmips0|mem0|mem_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~24 , openmips0|dwishbone_bus_if|wishbone_data_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[21] , openmips0|dwishbone_bus_if|wishbone_data_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux46~0 , wb_conmax_top0|s1|Mux46~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[21] , uart_top0|wb_interface|wb_dat_is[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~18 , openmips0|ex_mem0|mem_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[13] , openmips0|ex_mem0|mem_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector70~0 , openmips0|mem0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[13] , openmips0|mem0|mem_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~18 , openmips0|dwishbone_bus_if|wishbone_data_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[13] , openmips0|dwishbone_bus_if|wishbone_data_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux54~0 , wb_conmax_top0|s1|Mux54~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[13] , uart_top0|wb_interface|wb_dat_is[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~30 , openmips0|ex_mem0|mem_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[29] , openmips0|ex_mem0|mem_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~0 , openmips0|mem0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~1 , openmips0|mem0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[29] , openmips0|mem0|mem_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~30 , openmips0|dwishbone_bus_if|wishbone_data_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[29] , openmips0|dwishbone_bus_if|wishbone_data_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux38~0 , wb_conmax_top0|s1|Mux38~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[29] , uart_top0|wb_interface|wb_dat_is[29], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~0 , uart_top0|wb_interface|Mux34~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~1 , uart_top0|wb_interface|Mux34~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[13] , uart_top0|regs|dl[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[8] , uart_top0|regs|dl[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[9] , uart_top0|regs|dl[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[10] , uart_top0|regs|dl[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~1 , uart_top0|regs|WideOr1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[12]~feeder , uart_top0|regs|dl[12]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[12] , uart_top0|regs|dl[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~2 , uart_top0|regs|WideOr1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4] , uart_top0|regs|dl[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7]~feeder , uart_top0|regs|dl[7]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7] , uart_top0|regs|dl[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6]~feeder , uart_top0|regs|dl[6]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6] , uart_top0|regs|dl[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~3 , uart_top0|regs|WideOr1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[2] , uart_top0|regs|dl[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[0] , uart_top0|regs|dl[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[1] , uart_top0|regs|dl[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~4 , uart_top0|regs|WideOr1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|start_dlc , uart_top0|regs|start_dlc, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~3 , uart_top0|regs|Add0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0]~16 , uart_top0|regs|dlc[0]~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0] , uart_top0|regs|dlc[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~0 , uart_top0|regs|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1]~18 , uart_top0|regs|dlc[1]~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1] , uart_top0|regs|dlc[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~1 , uart_top0|regs|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2]~20 , uart_top0|regs|dlc[2]~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2] , uart_top0|regs|dlc[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~2 , uart_top0|regs|Add0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3]~22 , uart_top0|regs|dlc[3]~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3] , uart_top0|regs|dlc[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~0 , uart_top0|regs|WideOr0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~14 , uart_top0|regs|Add0~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4]~24 , uart_top0|regs|dlc[4]~24, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4] , uart_top0|regs|dlc[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~4 , uart_top0|regs|Add0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5]~26 , uart_top0|regs|dlc[5]~26, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5] , uart_top0|regs|dlc[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~5 , uart_top0|regs|Add0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6]~28 , uart_top0|regs|dlc[6]~28, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6] , uart_top0|regs|dlc[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~6 , uart_top0|regs|Add0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7]~30 , uart_top0|regs|dlc[7]~30, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7] , uart_top0|regs|dlc[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~7 , uart_top0|regs|Add0~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8]~32 , uart_top0|regs|dlc[8]~32, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8] , uart_top0|regs|dlc[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~8 , uart_top0|regs|Add0~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9]~34 , uart_top0|regs|dlc[9]~34, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9] , uart_top0|regs|dlc[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~9 , uart_top0|regs|Add0~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10]~36 , uart_top0|regs|dlc[10]~36, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10] , uart_top0|regs|dlc[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~10 , uart_top0|regs|Add0~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11]~38 , uart_top0|regs|dlc[11]~38, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11] , uart_top0|regs|dlc[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~11 , uart_top0|regs|Add0~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12]~40 , uart_top0|regs|dlc[12]~40, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12] , uart_top0|regs|dlc[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~12 , uart_top0|regs|Add0~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13]~42 , uart_top0|regs|dlc[13]~42, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13] , uart_top0|regs|dlc[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~13 , uart_top0|regs|Add0~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14]~44 , uart_top0|regs|dlc[14]~44, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14] , uart_top0|regs|dlc[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~15 , uart_top0|regs|Add0~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15]~46 , uart_top0|regs|dlc[15]~46, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15] , uart_top0|regs|dlc[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~3 , uart_top0|regs|WideOr0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~1 , uart_top0|regs|WideOr0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~2 , uart_top0|regs|WideOr0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~4 , uart_top0|regs|WideOr0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always29~0 , uart_top0|regs|always29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|enable , uart_top0|regs|enable, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4]~10 , uart_top0|regs|receiver|counter_b[4]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0] , uart_top0|regs|receiver|counter_b[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1]~11 , uart_top0|regs|receiver|counter_b[1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1] , uart_top0|regs|receiver|counter_b[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2]~13 , uart_top0|regs|receiver|counter_b[2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2] , uart_top0|regs|receiver|counter_b[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3]~15 , uart_top0|regs|receiver|counter_b[3]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3] , uart_top0|regs|receiver|counter_b[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4]~17 , uart_top0|regs|receiver|counter_b[4]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4] , uart_top0|regs|receiver|counter_b[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5]~19 , uart_top0|regs|receiver|counter_b[5]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5] , uart_top0|regs|receiver|counter_b[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6]~21 , uart_top0|regs|receiver|counter_b[6]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6] , uart_top0|regs|receiver|counter_b[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7]~23 , uart_top0|regs|receiver|counter_b[7]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7] , uart_top0|regs|receiver|counter_b[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~1 , uart_top0|regs|receiver|Equal0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~3 , uart_top0|regs|receiver|Mux6~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~2 , uart_top0|regs|receiver|Mux6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~4 , uart_top0|regs|receiver|Mux6~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~5 , uart_top0|regs|receiver|Mux6~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~0 , uart_top0|regs|receiver|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~1 , uart_top0|regs|receiver|Mux6~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~6 , uart_top0|regs|receiver|Mux6~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[0] , uart_top0|regs|receiver|rstate[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[2]~2 , uart_top0|regs|receiver|rcounter16[2]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux10~0 , uart_top0|regs|receiver|Mux10~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[0] , uart_top0|regs|receiver|rcounter16[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal1~0 , uart_top0|regs|receiver|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~2 , uart_top0|regs|receiver|Mux3~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~0 , uart_top0|regs|receiver|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~1 , uart_top0|regs|receiver|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~3 , uart_top0|regs|receiver|Mux3~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[3] , uart_top0|regs|receiver|rstate[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~0 , uart_top0|regs|receiver|rframing_error~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~1 , uart_top0|regs|receiver|rframing_error~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~2 , uart_top0|regs|receiver|rframing_error~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error , uart_top0|regs|receiver|rframing_error, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~0 , uart_top0|regs|receiver|rf_push~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~1 , uart_top0|regs|receiver|Selector11~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~1 , uart_top0|regs|receiver|rf_push~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~2 , uart_top0|regs|receiver|rf_push~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push , uart_top0|regs|receiver|rf_push, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_q , uart_top0|regs|receiver|rf_push_q, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~0 , uart_top0|regs|receiver|fifo_rx|Add2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~10 , uart_top0|regs|receiver|fifo_rx|count~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[0] , uart_top0|regs|receiver|fifo_rx|count[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~2 , uart_top0|regs|receiver|fifo_rx|Add2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~13 , uart_top0|regs|receiver|fifo_rx|count~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[1] , uart_top0|regs|receiver|fifo_rx|count[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~12 , uart_top0|regs|receiver|fifo_rx|count~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[2] , uart_top0|regs|receiver|fifo_rx|count[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0~2 , uart_top0|regs|lsr0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~0 , uart_top0|regs|receiver|fifo_rx|overrun~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~1 , uart_top0|regs|receiver|fifo_rx|overrun~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun , uart_top0|regs|receiver|fifo_rx|overrun, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1_d~feeder , uart_top0|regs|lsr1_d~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1_d , uart_top0|regs|lsr1_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r~0 , uart_top0|regs|lsr1r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r , uart_top0|regs|lsr1r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~3 , uart_top0|regs|receiver|rf_data_in[2]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~4 , uart_top0|regs|receiver|rf_data_in[2]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~5 , uart_top0|regs|receiver|rf_data_in[2]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2] , uart_top0|regs|receiver|rf_data_in[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~0 , uart_top0|regs|receiver|fifo_rx|fifo~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[1][2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][2] , uart_top0|regs|receiver|fifo_rx|fifo[1][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][2] , uart_top0|regs|receiver|fifo_rx|fifo[0][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~4 , uart_top0|regs|receiver|fifo_rx|Mux61~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2] , uart_top0|regs|receiver|fifo_rx|fifo[3][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][2] , uart_top0|regs|receiver|fifo_rx|fifo[2][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~5 , uart_top0|regs|receiver|fifo_rx|Mux61~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2] , uart_top0|regs|receiver|fifo_rx|fifo[9][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][2] , uart_top0|regs|receiver|fifo_rx|fifo[8][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~2 , uart_top0|regs|receiver|fifo_rx|Mux61~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2] , uart_top0|regs|receiver|fifo_rx|fifo[10][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][2] , uart_top0|regs|receiver|fifo_rx|fifo[11][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~3 , uart_top0|regs|receiver|fifo_rx|Mux61~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~6 , uart_top0|regs|receiver|fifo_rx|Mux61~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2] , uart_top0|regs|receiver|fifo_rx|fifo[15][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][2] , uart_top0|regs|receiver|fifo_rx|fifo[13][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2] , uart_top0|regs|receiver|fifo_rx|fifo[12][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2] , uart_top0|regs|receiver|fifo_rx|fifo[14][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~7 , uart_top0|regs|receiver|fifo_rx|Mux61~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~8 , uart_top0|regs|receiver|fifo_rx|Mux61~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][2] , uart_top0|regs|receiver|fifo_rx|fifo[6][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2] , uart_top0|regs|receiver|fifo_rx|fifo[4][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~0 , uart_top0|regs|receiver|fifo_rx|Mux61~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[7][2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2] , uart_top0|regs|receiver|fifo_rx|fifo[7][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2] , uart_top0|regs|receiver|fifo_rx|fifo[5][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~1 , uart_top0|regs|receiver|fifo_rx|Mux61~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~9 , uart_top0|regs|receiver|fifo_rx|Mux61~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4_d , uart_top0|regs|lsr4_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r~0 , uart_top0|regs|lsr4r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r , uart_top0|regs|lsr4r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~0 , uart_top0|regs|receiver|rparity_error~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~1 , uart_top0|regs|receiver|rparity~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~2 , uart_top0|regs|receiver|rparity~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity , uart_top0|regs|receiver|rparity, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~1 , uart_top0|regs|receiver|WideXor0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~0 , uart_top0|regs|receiver|WideXor0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~2 , uart_top0|regs|receiver|WideXor0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor~0 , uart_top0|regs|receiver|rparity_xor~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor , uart_top0|regs|receiver|rparity_xor, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[4] , uart_top0|regs|lcr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~0 , uart_top0|regs|receiver|Selector12~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~1 , uart_top0|regs|receiver|Selector12~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~1 , uart_top0|regs|receiver|rparity_error~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error , uart_top0|regs|receiver|rparity_error, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector9~0 , uart_top0|regs|receiver|Selector9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[1] , uart_top0|regs|receiver|rf_data_in[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~50 , uart_top0|regs|receiver|fifo_rx|fifo~50, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1] , uart_top0|regs|receiver|fifo_rx|fifo[13][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][1] , uart_top0|regs|receiver|fifo_rx|fifo[9][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][1] , uart_top0|regs|receiver|fifo_rx|fifo[12][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1] , uart_top0|regs|receiver|fifo_rx|fifo[8][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~0 , uart_top0|regs|receiver|fifo_rx|Mux62~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~1 , uart_top0|regs|receiver|fifo_rx|Mux62~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][1] , uart_top0|regs|receiver|fifo_rx|fifo[10][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1] , uart_top0|regs|receiver|fifo_rx|fifo[11][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~7 , uart_top0|regs|receiver|fifo_rx|Mux62~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][1] , uart_top0|regs|receiver|fifo_rx|fifo[14][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1] , uart_top0|regs|receiver|fifo_rx|fifo[15][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~8 , uart_top0|regs|receiver|fifo_rx|Mux62~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1] , uart_top0|regs|receiver|fifo_rx|fifo[1][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1] , uart_top0|regs|receiver|fifo_rx|fifo[5][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][1] , uart_top0|regs|receiver|fifo_rx|fifo[4][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1] , uart_top0|regs|receiver|fifo_rx|fifo[0][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~4 , uart_top0|regs|receiver|fifo_rx|Mux62~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~5 , uart_top0|regs|receiver|fifo_rx|Mux62~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1] , uart_top0|regs|receiver|fifo_rx|fifo[3][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1] , uart_top0|regs|receiver|fifo_rx|fifo[7][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1] , uart_top0|regs|receiver|fifo_rx|fifo[6][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1] , uart_top0|regs|receiver|fifo_rx|fifo[2][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~2 , uart_top0|regs|receiver|fifo_rx|Mux62~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~3 , uart_top0|regs|receiver|fifo_rx|Mux62~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~6 , uart_top0|regs|receiver|fifo_rx|Mux62~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~9 , uart_top0|regs|receiver|fifo_rx|Mux62~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2_d , uart_top0|regs|lsr2_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r~0 , uart_top0|regs|lsr2r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r , uart_top0|regs|lsr2r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~0 , uart_top0|regs|rls_int~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[2] , uart_top0|regs|ier[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~1 , uart_top0|regs|rls_int~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_d , uart_top0|regs|rls_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~0 , uart_top0|regs|rls_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~1 , uart_top0|regs|rls_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd , uart_top0|regs|rls_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~0 , uart_top0|regs|iir~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~5 , uart_top0|regs|iir~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[2] , uart_top0|regs|iir[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[2] , uart_top0|regs|scratch[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~3 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~0 , uart_top0|regs|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~1 , uart_top0|regs|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~2 , uart_top0|regs|Mux5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~3 , uart_top0|regs|Mux5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~4 , uart_top0|regs|Mux5~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~5 , uart_top0|regs|Mux5~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~6 , uart_top0|regs|Mux5~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~1 , uart_top0|wb_interface|Mux13~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[18] , uart_top0|wb_interface|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux49~0 , wb_conmax_top0|s2|Mux49~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18]~feeder , gpio_top0|rgpio_out[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18] , gpio_top0|rgpio_out[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18] , gpio_top0|rgpio_oe[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~0 , gpio_top0|Mux13~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[18] , gpio_top0|rgpio_ptrig[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18]~feeder , gpio_top0|rgpio_inte[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18] , gpio_top0|rgpio_inte[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~1 , gpio_top0|Mux13~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18]~feeder , gpio_top0|rgpio_ints[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18] , gpio_top0|rgpio_ints[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~2 , gpio_top0|Mux13~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[18] , gpio_top0|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~0 , wb_conmax_top0|m0|Mux13~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~59 , openmips0|dwishbone_bus_if|rd_buf~59, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[18] , openmips0|dwishbone_bus_if|rd_buf[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector121~0 , openmips0|dwishbone_bus_if|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[18] , openmips0|dwishbone_bus_if|cpu_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~49 , openmips0|mem0|wdata_o[18]~49, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~50 , openmips0|mem0|wdata_o[18]~50, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~22 , openmips0|mem_wb0|wb_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[18] , openmips0|mem_wb0|wb_wdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~85 , openmips0|id0|reg2_o[18]~85, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1205 , openmips0|regfile1|regs~1205, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1206 , openmips0|regfile1|regs~1206, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~850feeder , openmips0|regfile1|regs~850feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~850 , openmips0|regfile1|regs~850, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~786 , openmips0|regfile1|regs~786, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1203 , openmips0|regfile1|regs~1203, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~818feeder , openmips0|regfile1|regs~818feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~818 , openmips0|regfile1|regs~818, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~882 , openmips0|regfile1|regs~882, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1204 , openmips0|regfile1|regs~1204, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1207 , openmips0|regfile1|regs~1207, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~86 , openmips0|id0|reg2_o[18]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~87 , openmips0|id0|reg2_o[18]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18] , openmips0|id0|reg2_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~22 , openmips0|id_ex0|ex_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[18] , openmips0|id_ex0|ex_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector155~0 , openmips0|ex0|Selector155~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector157~0 , openmips0|ex0|Selector157~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector154~0 , openmips0|ex0|Selector154~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector156~0 , openmips0|ex0|Selector156~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~3 , openmips0|div0|Equal0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector144~0 , openmips0|ex0|Selector144~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector145~0 , openmips0|ex0|Selector145~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~0 , openmips0|div0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector152~0 , openmips0|ex0|Selector152~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector150~0 , openmips0|ex0|Selector150~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector153~0 , openmips0|ex0|Selector153~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector151~0 , openmips0|ex0|Selector151~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~2 , openmips0|div0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~4 , openmips0|div0|Equal0~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt~9 , openmips0|div0|cnt~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~0 , openmips0|div0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~1 , openmips0|div0|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[0] , openmips0|div0|dividend[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~1 , openmips0|div0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~2 , openmips0|div0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[0]~0 , openmips0|ex0|div_opdata1_o[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~0 , openmips0|div0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~1 , openmips0|div0|Selector73~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[1] , openmips0|div0|dividend[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~4 , openmips0|div0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~0 , openmips0|div0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~1 , openmips0|div0|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[2] , openmips0|div0|dividend[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~6 , openmips0|div0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~0 , openmips0|div0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~1 , openmips0|div0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[3] , openmips0|div0|dividend[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~8 , openmips0|div0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~0 , openmips0|div0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~1 , openmips0|div0|Selector70~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[4] , openmips0|div0|dividend[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~10 , openmips0|div0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[4]~27 , openmips0|ex0|div_opdata1_o[4]~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~0 , openmips0|div0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~1 , openmips0|div0|Selector69~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[5] , openmips0|div0|dividend[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~12 , openmips0|div0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~0 , openmips0|div0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~1 , openmips0|div0|Selector68~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[6] , openmips0|div0|dividend[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[6]~25 , openmips0|ex0|div_opdata1_o[6]~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~14 , openmips0|div0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~0 , openmips0|div0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~1 , openmips0|div0|Selector67~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[7] , openmips0|div0|dividend[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[7]~24 , openmips0|ex0|div_opdata1_o[7]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~16 , openmips0|div0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~0 , openmips0|div0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~1 , openmips0|div0|Selector66~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8] , openmips0|div0|dividend[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[8]~23 , openmips0|ex0|div_opdata1_o[8]~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~18 , openmips0|div0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~0 , openmips0|div0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~1 , openmips0|div0|Selector65~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[9] , openmips0|div0|dividend[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~20 , openmips0|div0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[9]~22 , openmips0|ex0|div_opdata1_o[9]~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~0 , openmips0|div0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~1 , openmips0|div0|Selector64~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[10] , openmips0|div0|dividend[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[10]~21 , openmips0|ex0|div_opdata1_o[10]~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~22 , openmips0|div0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~0 , openmips0|div0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~1 , openmips0|div0|Selector63~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[11] , openmips0|div0|dividend[11], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~24 , openmips0|div0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[11]~20 , openmips0|ex0|div_opdata1_o[11]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~0 , openmips0|div0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~1 , openmips0|div0|Selector62~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[12] , openmips0|div0|dividend[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~26 , openmips0|div0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~0 , openmips0|div0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~1 , openmips0|div0|Selector61~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[13] , openmips0|div0|dividend[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~28 , openmips0|div0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[13]~18 , openmips0|ex0|div_opdata1_o[13]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~0 , openmips0|div0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~1 , openmips0|div0|Selector60~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[14] , openmips0|div0|dividend[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~0 , openmips0|div0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~1 , openmips0|div0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[15] , openmips0|div0|dividend[15], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~38 , openmips0|div0|result_o~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[15] , openmips0|div0|result_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~93 , openmips0|ex0|ShiftLeft0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~94 , openmips0|ex0|ShiftLeft0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~82 , openmips0|ex0|ShiftLeft0~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~95 , openmips0|ex0|ShiftLeft0~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~13 , openmips0|ex0|Mux9~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~4 , openmips0|ex0|Mux9~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~5 , openmips0|ex0|Mux9~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~6 , openmips0|ex0|Mux15~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~7 , openmips0|ex0|Mux15~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~4 , openmips0|ex0|Mux15~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~81 , openmips0|ex0|ShiftRight0~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~50 , openmips0|ex0|ShiftRight0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~82 , openmips0|ex0|ShiftRight0~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~113 , openmips0|ex0|ShiftRight0~113, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~5 , openmips0|ex0|Mux15~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~8 , openmips0|ex0|Mux15~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~10 , openmips0|ex0|Mux15~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~11 , openmips0|ex0|Mux15~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~2 , openmips0|ex0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~3 , openmips0|ex0|Mux15~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~18 , openmips0|ex0|Add4|auto_generated|_~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~19 , openmips0|ex0|Add4|auto_generated|_~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~20 , openmips0|ex0|Add4|auto_generated|_~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~21 , openmips0|ex0|Add4|auto_generated|_~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~22 , openmips0|ex0|Add4|auto_generated|_~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[11]~22 , openmips0|ex0|Add4|auto_generated|result_int[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[12]~24 , openmips0|ex0|Add4|auto_generated|result_int[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[13]~26 , openmips0|ex0|Add4|auto_generated|result_int[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[14]~28 , openmips0|ex0|Add4|auto_generated|result_int[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[15]~30 , openmips0|ex0|Add4|auto_generated|result_int[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[16]~32 , openmips0|ex0|Add4|auto_generated|result_int[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector61~2 , openmips0|ex0|Selector61~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[15] , openmips0|ex0|arithmeticres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15 , openmips0|ex0|Mux15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[15] , openmips0|ex0|wdata_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~75 , openmips0|id0|reg1_o[15]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~76 , openmips0|id0|reg1_o[15]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~77 , openmips0|id0|reg1_o[15]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15] , openmips0|id0|reg1_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~18 , openmips0|id_ex0|ex_reg1~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[15] , openmips0|id_ex0|ex_reg1[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~0 , openmips0|ex0|Mux2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~1 , openmips0|ex0|Mux2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~34 , openmips0|ex0|ShiftLeft0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~31 , openmips0|ex0|ShiftLeft0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~35 , openmips0|ex0|ShiftLeft0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~6 , openmips0|ex0|ShiftLeft0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~8 , openmips0|ex0|ShiftLeft0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~28 , openmips0|ex0|ShiftLeft0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~36 , openmips0|ex0|ShiftLeft0~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~44 , openmips0|div0|result_o~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[12] , openmips0|div0|result_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~3 , openmips0|ex0|Mux2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~25 , openmips0|ex0|ShiftLeft1~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~53 , openmips0|ex0|ShiftRight0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~54 , openmips0|ex0|ShiftRight0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~55 , openmips0|ex0|ShiftRight0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~36 , openmips0|ex0|ShiftRight0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~29 , openmips0|ex0|ShiftRight0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~37 , openmips0|ex0|ShiftRight0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~11 , openmips0|ex0|ShiftRight0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~51 , openmips0|ex0|ShiftRight0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~61 , openmips0|ex0|ShiftRight0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~57 , openmips0|ex0|ShiftRight0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~49 , openmips0|ex0|ShiftRight0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~122 , openmips0|ex0|ShiftRight0~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~123 , openmips0|ex0|ShiftRight0~123, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~124 , openmips0|ex0|ShiftRight0~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~4 , openmips0|ex0|Mux2~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~21 , openmips0|mem_wb0|wb_csr_reg_data~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[12] , openmips0|mem_wb0|wb_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[12] , openmips0|csr0|fflags[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~1 , openmips0|csr0|Selector121~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[12] , openmips0|csr0|frm[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~21 , openmips0|csr0|mtime~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[12] , openmips0|csr0|mtime[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[12] , openmips0|csr0|fcsr[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~0 , openmips0|csr0|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector121~2 , openmips0|csr0|Selector121~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[12] , openmips0|csr0|data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~40 , openmips0|ex0|moveres~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector242~0 , openmips0|ex0|Selector242~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector242~1 , openmips0|ex0|Selector242~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[12] , openmips0|ex0|csr_reg_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~21 , openmips0|ex_mem0|mem_csr_reg_data~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[12] , openmips0|ex_mem0|mem_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~41 , openmips0|ex0|moveres~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[12] , openmips0|ex0|moveres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~0 , openmips0|ex0|Selector32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~1 , openmips0|ex0|Selector32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[12] , openmips0|ex0|logicout[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~5 , openmips0|ex0|Mux2~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~45 , openmips0|div0|result_o~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[44] , openmips0|div0|result_o[44], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~6 , openmips0|ex0|Mux2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~7 , openmips0|ex0|Mux2~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~40 , openmips0|id_ex0|ex_link_address~40, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~41 , openmips0|id_ex0|ex_link_address~41, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[12] , openmips0|id_ex0|ex_link_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~2 , openmips0|ex0|Mux2~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~8 , openmips0|ex0|Mux2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector64~2 , openmips0|ex0|Selector64~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[12] , openmips0|ex0|arithmeticres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2 , openmips0|ex0|Mux2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[12] , openmips0|ex0|wdata_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~21 , openmips0|ex_mem0|mem_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[12] , openmips0|ex_mem0|mem_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~55 , openmips0|mem0|wdata_o[10]~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux44~0 , wb_conmax_top0|s2|Mux44~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23] , gpio_top0|rgpio_ints[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23]~feeder , gpio_top0|rgpio_out[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23] , gpio_top0|rgpio_out[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23] , gpio_top0|rgpio_oe[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~0 , gpio_top0|Mux8~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23] , gpio_top0|rgpio_inte[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23] , gpio_top0|rgpio_ptrig[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~1 , gpio_top0|Mux8~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~2 , gpio_top0|Mux8~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[23] , gpio_top0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[7]~feeder , uart_top0|regs|scratch[7]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[7] , uart_top0|regs|scratch[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[3] , uart_top0|regs|mcr[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dcd_c~0 , uart_top0|regs|dcd_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[7] , uart_top0|regs|msr[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~10 , uart_top0|regs|lsr7~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~11 , uart_top0|regs|lsr7~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~13 , uart_top0|regs|lsr7~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~12 , uart_top0|regs|lsr7~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~14 , uart_top0|regs|lsr7~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~6 , uart_top0|regs|lsr7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~5 , uart_top0|regs|lsr7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~7 , uart_top0|regs|lsr7~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~8 , uart_top0|regs|lsr7~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~9 , uart_top0|regs|lsr7~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~1 , uart_top0|regs|lsr7~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~3 , uart_top0|regs|lsr7~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~0 , uart_top0|regs|lsr7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~2 , uart_top0|regs|lsr7~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~4 , uart_top0|regs|lsr7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~15 , uart_top0|regs|lsr7~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7_d , uart_top0|regs|lsr7_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r~0 , uart_top0|regs|lsr7r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r , uart_top0|regs|lsr7r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~8 , uart_top0|regs|Mux0~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~9 , uart_top0|regs|Mux0~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~10 , uart_top0|regs|Mux0~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~8 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~11 , uart_top0|regs|Mux0~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~12 , uart_top0|regs|Mux0~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~13 , uart_top0|regs|Mux0~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~14 , uart_top0|regs|Mux0~14, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~0 , uart_top0|wb_interface|Mux8~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~1 , uart_top0|wb_interface|Mux8~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~2 , uart_top0|wb_interface|Mux8~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[23] , uart_top0|wb_interface|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~0 , wb_conmax_top0|m0|Mux8~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~62 , openmips0|dwishbone_bus_if|rd_buf~62, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[23] , openmips0|dwishbone_bus_if|rd_buf[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector116~0 , openmips0|dwishbone_bus_if|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[23] , openmips0|dwishbone_bus_if|cpu_data_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux26~0 , wb_conmax_top0|s15|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux60~0 , wb_conmax_top0|s15|Mux60~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[7] , wb_conmax_top0|rf|conf15[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~35 , wb_conmax_top0|rf|Equal1~35, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~45 , wb_conmax_top0|rf|Equal1~45, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7] , wb_conmax_top0|rf|conf13[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~32 , wb_conmax_top0|rf|Equal1~32, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~43 , wb_conmax_top0|rf|Equal1~43, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7] , wb_conmax_top0|rf|conf9[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7]~feeder , wb_conmax_top0|rf|conf11[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~39 , wb_conmax_top0|rf|Equal1~39, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~53 , wb_conmax_top0|rf|Equal1~53, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7] , wb_conmax_top0|rf|conf11[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~128 , wb_conmax_top0|rf|rf_dout~128, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~129 , wb_conmax_top0|rf|rf_dout~129, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7]~feeder , wb_conmax_top0|rf|conf4[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~37 , wb_conmax_top0|rf|Equal1~37, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~49 , wb_conmax_top0|rf|Equal1~49, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7] , wb_conmax_top0|rf|conf4[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~36 , wb_conmax_top0|rf|Equal1~36, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~46 , wb_conmax_top0|rf|Equal1~46, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7] , wb_conmax_top0|rf|conf6[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7]~feeder , wb_conmax_top0|rf|conf2[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7] , wb_conmax_top0|rf|conf2[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~38 , wb_conmax_top0|rf|Equal1~38, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~51 , wb_conmax_top0|rf|Equal1~51, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[7] , wb_conmax_top0|rf|conf0[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~125 , wb_conmax_top0|rf|rf_dout~125, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~126 , wb_conmax_top0|rf|rf_dout~126, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7]~feeder , wb_conmax_top0|rf|conf5[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~44 , wb_conmax_top0|rf|Equal1~44, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7] , wb_conmax_top0|rf|conf5[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~54 , wb_conmax_top0|rf|Equal1~54, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[7] , wb_conmax_top0|rf|conf7[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~40 , wb_conmax_top0|rf|Equal1~40, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[7] , wb_conmax_top0|rf|conf1[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7]~feeder , wb_conmax_top0|rf|conf3[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~55 , wb_conmax_top0|rf|Equal1~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7] , wb_conmax_top0|rf|conf3[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~123 , wb_conmax_top0|rf|rf_dout~123, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~124 , wb_conmax_top0|rf|rf_dout~124, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~127 , wb_conmax_top0|rf|rf_dout~127, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7]~feeder , wb_conmax_top0|rf|conf14[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~48 , wb_conmax_top0|rf|Equal1~48, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7] , wb_conmax_top0|rf|conf14[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~52 , wb_conmax_top0|rf|Equal1~52, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[7] , wb_conmax_top0|rf|conf12[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7]~feeder , wb_conmax_top0|rf|conf10[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~47 , wb_conmax_top0|rf|Equal1~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7] , wb_conmax_top0|rf|conf10[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~50 , wb_conmax_top0|rf|Equal1~50, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[7] , wb_conmax_top0|rf|conf8[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~121 , wb_conmax_top0|rf|rf_dout~121, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~122 , wb_conmax_top0|rf|rf_dout~122, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~130 , wb_conmax_top0|rf|rf_dout~130, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~131 , wb_conmax_top0|rf|rf_dout~131, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[7] , wb_conmax_top0|rf|rf_dout[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~0 , wb_conmax_top0|m0|Mux31~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~0 , wb_conmax_top0|s2|Mux29~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3]~0 , gpio_top0|wb_dat_o[3]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3]~8 , gpio_top0|wb_dat_o[3]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3]~9 , gpio_top0|wb_dat_o[3]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~0 , gpio_top0|Mux16~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux60~0 , wb_conmax_top0|s2|Mux60~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7]~0 , gpio_top0|rgpio_ptrig[7]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7] , gpio_top0|rgpio_ptrig[7], openmips_min_sopc, 1
instance = comp, \gpio_i[7]~input , gpio_i[7]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[7]~feeder , gpio_top0|sync[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[7] , gpio_top0|sync[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[7] , gpio_top0|ext_pad_s[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7]~feeder , gpio_top0|rgpio_in[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7] , gpio_top0|rgpio_in[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~11 , gpio_top0|always2~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0]~6 , gpio_top0|rgpio_ctrl[0]~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0] , gpio_top0|rgpio_ctrl[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~35 , gpio_top0|rgpio_ints~35, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7]~0 , gpio_top0|rgpio_inte[7]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7] , gpio_top0|rgpio_inte[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~36 , gpio_top0|rgpio_ints~36, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~37 , gpio_top0|rgpio_ints~37, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[7] , gpio_top0|rgpio_ints[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~0 , gpio_top0|Mux24~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7]~feeder , gpio_top0|rgpio_out[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~0 , gpio_top0|rgpio_out[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7] , gpio_top0|rgpio_out[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7]~0 , gpio_top0|rgpio_oe[7]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7] , gpio_top0|rgpio_oe[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~1 , gpio_top0|Mux24~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~0 , wb_conmax_top0|s2|Mux27~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~2 , gpio_top0|Mux24~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~3 , gpio_top0|Mux24~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[7] , gpio_top0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[7]~0 , uart_top0|wb_interface|wb_dat_o[7]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~0 , uart_top0|wb_interface|Mux24~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~1 , uart_top0|wb_interface|Mux24~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~2 , uart_top0|wb_interface|Mux24~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[7] , uart_top0|wb_interface|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~0 , wb_conmax_top0|m0|Mux24~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~0 , wb_conmax_top0|m0|Mux23~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~1 , wb_conmax_top0|m0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~46 , openmips0|dwishbone_bus_if|rd_buf~46, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[7] , openmips0|dwishbone_bus_if|rd_buf[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector132~0 , openmips0|dwishbone_bus_if|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[7] , openmips0|dwishbone_bus_if|cpu_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~0 , openmips0|mem0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~1 , openmips0|mem0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector20~0 , openmips0|mem0|Selector20~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux55~0 , wb_conmax_top0|s15|Mux55~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[12] , wb_conmax_top0|rf|conf15[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12]~feeder , wb_conmax_top0|rf|conf7[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12] , wb_conmax_top0|rf|conf7[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[12] , wb_conmax_top0|rf|conf3[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~62 , wb_conmax_top0|rf|rf_dout~62, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12] , wb_conmax_top0|rf|conf11[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~63 , wb_conmax_top0|rf|rf_dout~63, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12]~feeder , wb_conmax_top0|rf|conf14[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12] , wb_conmax_top0|rf|conf14[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[12] , wb_conmax_top0|rf|conf10[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12]~feeder , wb_conmax_top0|rf|conf6[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12] , wb_conmax_top0|rf|conf6[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[12] , wb_conmax_top0|rf|conf2[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~55 , wb_conmax_top0|rf|rf_dout~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~56 , wb_conmax_top0|rf|rf_dout~56, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12]~feeder , wb_conmax_top0|rf|conf8[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12] , wb_conmax_top0|rf|conf8[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[12] , wb_conmax_top0|rf|conf12[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12] , wb_conmax_top0|rf|conf4[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[12]~feeder , wb_conmax_top0|rf|conf0[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[12] , wb_conmax_top0|rf|conf0[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~59 , wb_conmax_top0|rf|rf_dout~59, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~60 , wb_conmax_top0|rf|rf_dout~60, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12] , wb_conmax_top0|rf|conf5[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[12] , wb_conmax_top0|rf|conf1[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~57 , wb_conmax_top0|rf|rf_dout~57, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[12] , wb_conmax_top0|rf|conf13[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12]~feeder , wb_conmax_top0|rf|conf9[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12] , wb_conmax_top0|rf|conf9[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~58 , wb_conmax_top0|rf|rf_dout~58, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~61 , wb_conmax_top0|rf|rf_dout~61, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~64 , wb_conmax_top0|rf|rf_dout~64, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~65 , wb_conmax_top0|rf|rf_dout~65, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[12] , wb_conmax_top0|rf|rf_dout[12], openmips_min_sopc, 1
instance = comp, \gpio_i[12]~input , gpio_i[12]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[12] , gpio_top0|sync[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[12] , gpio_top0|ext_pad_s[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12] , gpio_top0|rgpio_in[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux55~0 , wb_conmax_top0|s2|Mux55~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15]~2 , gpio_top0|rgpio_ptrig[15]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[12] , gpio_top0|rgpio_ptrig[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12]~feeder , gpio_top0|rgpio_out[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~1 , gpio_top0|rgpio_out[8]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12] , gpio_top0|rgpio_out[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15]~2 , gpio_top0|rgpio_oe[15]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[12] , gpio_top0|rgpio_oe[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~17 , gpio_top0|rgpio_ints~17, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15]~2 , gpio_top0|rgpio_inte[15]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[12] , gpio_top0|rgpio_inte[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~18 , gpio_top0|rgpio_ints~18, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~19 , gpio_top0|rgpio_ints~19, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[12] , gpio_top0|rgpio_ints[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~0 , gpio_top0|Mux19~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~1 , gpio_top0|Mux19~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~2 , gpio_top0|Mux19~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~3 , gpio_top0|Mux19~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[12] , gpio_top0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[15]~2 , uart_top0|wb_interface|wb_dat_o[15]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[1] , uart_top0|regs|ier[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int , uart_top0|regs|thre_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_d , uart_top0|regs|thre_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~0 , uart_top0|regs|thre_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~1 , uart_top0|regs|iir~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[1] , uart_top0|regs|iir[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~0 , uart_top0|regs|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~1 , uart_top0|regs|thre_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~2 , uart_top0|regs|thre_int_pnd~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd , uart_top0|regs|thre_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int , uart_top0|regs|ms_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_d , uart_top0|regs|ms_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~0 , uart_top0|regs|ms_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~1 , uart_top0|regs|ms_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd , uart_top0|regs|ms_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~2 , uart_top0|regs|iir~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[0] , uart_top0|regs|iir[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~1 , uart_top0|wb_interface|Mux19~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|cts_c~0 , uart_top0|regs|cts_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[4] , uart_top0|regs|msr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[4] , uart_top0|regs|scratch[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~0 , uart_top0|regs|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~1 , uart_top0|regs|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~2 , uart_top0|regs|Mux3~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~3 , uart_top0|regs|Mux3~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~5 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~4 , uart_top0|regs|Mux3~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~5 , uart_top0|regs|Mux3~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~6 , uart_top0|regs|Mux3~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~0 , uart_top0|wb_interface|Mux19~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~2 , uart_top0|wb_interface|Mux19~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[12] , uart_top0|wb_interface|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~0 , wb_conmax_top0|m0|Mux19~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~1 , wb_conmax_top0|m0|Mux19~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~40 , openmips0|dwishbone_bus_if|rd_buf~40, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[12] , openmips0|dwishbone_bus_if|rd_buf[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector127~0 , openmips0|dwishbone_bus_if|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[12] , openmips0|dwishbone_bus_if|cpu_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~63 , openmips0|mem0|wdata_o[12]~63, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux39~0 , wb_conmax_top0|s2|Mux39~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[28] , gpio_top0|rgpio_ints[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28]~feeder , gpio_top0|rgpio_out[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~3 , gpio_top0|rgpio_out[24]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28] , gpio_top0|rgpio_out[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31]~3 , gpio_top0|rgpio_oe[31]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[28] , gpio_top0|rgpio_oe[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~0 , gpio_top0|Mux3~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31]~3 , gpio_top0|rgpio_ptrig[31]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28] , gpio_top0|rgpio_ptrig[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[28]~feeder , gpio_top0|rgpio_inte[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31]~3 , gpio_top0|rgpio_inte[31]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[28] , gpio_top0|rgpio_inte[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~1 , gpio_top0|Mux3~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~2 , gpio_top0|Mux3~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[28] , gpio_top0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux4~0 , uart_top0|wb_interface|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[29]~3 , uart_top0|wb_interface|wb_dat_o[29]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux7~0 , uart_top0|wb_interface|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~0 , uart_top0|wb_interface|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~1 , uart_top0|wb_interface|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[28] , uart_top0|wb_interface|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~0 , wb_conmax_top0|m0|Mux3~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~56 , openmips0|dwishbone_bus_if|rd_buf~56, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[28] , openmips0|dwishbone_bus_if|rd_buf[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector111~0 , openmips0|dwishbone_bus_if|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[28] , openmips0|dwishbone_bus_if|cpu_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector3~0 , openmips0|mem0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~64 , openmips0|mem0|wdata_o[12]~64, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~28 , openmips0|mem_wb0|wb_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[12] , openmips0|mem_wb0|wb_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~108 , openmips0|regfile1|regs~108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1308 , openmips0|regfile1|regs~1308, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1309 , openmips0|regfile1|regs~1309, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~99 , openmips0|regfile1|rdata1[12]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~20 , openmips0|id0|Add5~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~22 , openmips0|id0|Add5~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~96 , openmips0|pc_reg0|pc~96, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~97 , openmips0|pc_reg0|pc~97, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~98 , openmips0|pc_reg0|pc~98, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[13] , openmips0|pc_reg0|pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[13] , openmips0|if_id0|id_pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~38 , openmips0|id_ex0|ex_link_address~38, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~39 , openmips0|id_ex0|ex_link_address~39, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[13] , openmips0|id_ex0|ex_link_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~2 , openmips0|ex0|Mux1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~98 , openmips0|ex0|ShiftLeft0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~99 , openmips0|ex0|ShiftLeft0~99, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~42 , openmips0|div0|result_o~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[13] , openmips0|div0|result_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~3 , openmips0|ex0|Mux1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~23 , openmips0|ex0|ShiftLeft1~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~24 , openmips0|ex0|ShiftLeft1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~28 , openmips0|ex0|ShiftRight0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~30 , openmips0|ex0|ShiftRight0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~10 , openmips0|ex0|ShiftRight0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~12 , openmips0|ex0|ShiftRight0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~119 , openmips0|ex0|ShiftRight0~119, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~118 , openmips0|ex0|ShiftRight0~118, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~120 , openmips0|ex0|ShiftRight0~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~121 , openmips0|ex0|ShiftRight0~121, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~4 , openmips0|ex0|Mux1~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~43 , openmips0|div0|result_o~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[45] , openmips0|div0|result_o[45], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~20 , openmips0|mem_wb0|wb_csr_reg_data~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[13] , openmips0|mem_wb0|wb_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[13] , openmips0|csr0|fflags[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~0 , openmips0|csr0|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~20 , openmips0|csr0|mtime~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[13] , openmips0|csr0|mtime[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[13] , openmips0|csr0|frm[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[13] , openmips0|csr0|fcsr[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~1 , openmips0|csr0|Selector120~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector120~2 , openmips0|csr0|Selector120~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[13] , openmips0|csr0|data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~38 , openmips0|ex0|moveres~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector241~0 , openmips0|ex0|Selector241~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector241~1 , openmips0|ex0|Selector241~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[13] , openmips0|ex0|csr_reg_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~20 , openmips0|ex_mem0|mem_csr_reg_data~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[13] , openmips0|ex_mem0|mem_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~39 , openmips0|ex0|moveres~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[13] , openmips0|ex0|moveres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~0 , openmips0|ex0|Selector31~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~1 , openmips0|ex0|Selector31~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[13] , openmips0|ex0|logicout[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~5 , openmips0|ex0|Mux1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~6 , openmips0|ex0|Mux1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~7 , openmips0|ex0|Mux1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~8 , openmips0|ex0|Mux1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector63~2 , openmips0|ex0|Selector63~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[13] , openmips0|ex0|arithmeticres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~0 , openmips0|ex0|Mux1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~1 , openmips0|ex0|Mux1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1 , openmips0|ex0|Mux1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[13] , openmips0|ex0|wdata_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~20 , openmips0|ex_mem0|mem_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[13] , openmips0|ex_mem0|mem_wdata[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux54~0 , wb_conmax_top0|s15|Mux54~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[13]~feeder , wb_conmax_top0|rf|conf15[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[13] , wb_conmax_top0|rf|conf15[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13]~feeder , wb_conmax_top0|rf|conf13[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13] , wb_conmax_top0|rf|conf13[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13]~feeder , wb_conmax_top0|rf|conf14[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13] , wb_conmax_top0|rf|conf14[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[13] , wb_conmax_top0|rf|conf12[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~150 , wb_conmax_top0|rf|rf_dout~150, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~151 , wb_conmax_top0|rf|rf_dout~151, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13]~feeder , wb_conmax_top0|rf|conf11[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13] , wb_conmax_top0|rf|conf11[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[13] , wb_conmax_top0|rf|conf10[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13]~feeder , wb_conmax_top0|rf|conf9[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13] , wb_conmax_top0|rf|conf9[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[13] , wb_conmax_top0|rf|conf8[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~143 , wb_conmax_top0|rf|rf_dout~143, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~144 , wb_conmax_top0|rf|rf_dout~144, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13]~feeder , wb_conmax_top0|rf|conf2[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13] , wb_conmax_top0|rf|conf2[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[13] , wb_conmax_top0|rf|conf3[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13]~feeder , wb_conmax_top0|rf|conf1[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13] , wb_conmax_top0|rf|conf1[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[13] , wb_conmax_top0|rf|conf0[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~147 , wb_conmax_top0|rf|rf_dout~147, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~148 , wb_conmax_top0|rf|rf_dout~148, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13]~feeder , wb_conmax_top0|rf|conf6[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13] , wb_conmax_top0|rf|conf6[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[13] , wb_conmax_top0|rf|conf7[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13]~feeder , wb_conmax_top0|rf|conf5[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13] , wb_conmax_top0|rf|conf5[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[13] , wb_conmax_top0|rf|conf4[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~145 , wb_conmax_top0|rf|rf_dout~145, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~146 , wb_conmax_top0|rf|rf_dout~146, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~149 , wb_conmax_top0|rf|rf_dout~149, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~152 , wb_conmax_top0|rf|rf_dout~152, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~153 , wb_conmax_top0|rf|rf_dout~153, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[13] , wb_conmax_top0|rf|rf_dout[13], openmips_min_sopc, 1
instance = comp, \gpio_i[13]~input , gpio_i[13]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[13]~feeder , gpio_top0|sync[13]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[13] , gpio_top0|sync[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[13] , gpio_top0|ext_pad_s[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[13] , gpio_top0|rgpio_in[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux54~0 , wb_conmax_top0|s2|Mux54~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[13] , gpio_top0|rgpio_ptrig[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13]~feeder , gpio_top0|rgpio_out[13]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13] , gpio_top0|rgpio_out[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[13] , gpio_top0|rgpio_oe[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[13] , gpio_top0|rgpio_inte[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~41 , gpio_top0|rgpio_ints~41, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~42 , gpio_top0|rgpio_ints~42, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~43 , gpio_top0|rgpio_ints~43, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[13] , gpio_top0|rgpio_ints[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~0 , gpio_top0|Mux18~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~1 , gpio_top0|Mux18~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~2 , gpio_top0|Mux18~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~3 , gpio_top0|Mux18~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[13] , gpio_top0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~1 , uart_top0|wb_interface|Mux18~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~0 , uart_top0|wb_interface|Mux18~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~2 , uart_top0|wb_interface|Mux18~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[13] , uart_top0|wb_interface|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~0 , wb_conmax_top0|m0|Mux18~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~1 , wb_conmax_top0|m0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~48 , openmips0|dwishbone_bus_if|rd_buf~48, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[13] , openmips0|dwishbone_bus_if|rd_buf[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector126~0 , openmips0|dwishbone_bus_if|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[13] , openmips0|dwishbone_bus_if|cpu_data_o[13], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~0 , uart_top0|wb_interface|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~1 , uart_top0|wb_interface|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[29] , uart_top0|wb_interface|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux38~0 , wb_conmax_top0|s2|Mux38~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[29] , gpio_top0|rgpio_ints[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29] , gpio_top0|rgpio_out[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29] , gpio_top0|rgpio_oe[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~0 , gpio_top0|Mux2~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[29] , gpio_top0|rgpio_ptrig[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[29] , gpio_top0|rgpio_inte[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~1 , gpio_top0|Mux2~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~2 , gpio_top0|Mux2~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[29] , gpio_top0|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~0 , wb_conmax_top0|m0|Mux2~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~66 , openmips0|dwishbone_bus_if|rd_buf~66, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[29] , openmips0|dwishbone_bus_if|rd_buf[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector110~0 , openmips0|dwishbone_bus_if|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[29] , openmips0|dwishbone_bus_if|cpu_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector2~0 , openmips0|mem0|Selector2~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~61 , openmips0|mem0|wdata_o[13]~61, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~62 , openmips0|mem0|wdata_o[13]~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1087 , openmips0|regfile1|regs~1087, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1088 , openmips0|regfile1|regs~1088, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~54 , openmips0|regfile1|rdata1[13]~54, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~55 , openmips0|regfile1|rdata1[13]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~82 , openmips0|id0|reg1_o[13]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~83 , openmips0|id0|reg1_o[13]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~84 , openmips0|id0|reg1_o[13]~84, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13] , openmips0|id0|reg1_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~20 , openmips0|id_ex0|ex_reg1~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[13] , openmips0|id_ex0|ex_reg1[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~2 , openmips0|ex0|Mux7~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~3 , openmips0|ex0|Mux7~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~50 , openmips0|id_ex0|ex_link_address~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~51 , openmips0|id_ex0|ex_link_address~51, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[7] , openmips0|id_ex0|ex_link_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~9 , openmips0|ex0|Mux7~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector167~0 , openmips0|ex0|Selector167~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector168~0 , openmips0|ex0|Selector168~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector169~0 , openmips0|ex0|Selector169~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector170~0 , openmips0|ex0|Selector170~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector171~0 , openmips0|ex0|Selector171~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector172~0 , openmips0|ex0|Selector172~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector173~0 , openmips0|ex0|Selector173~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~0 , openmips0|div0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~2 , openmips0|div0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~4 , openmips0|div0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~6 , openmips0|div0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~8 , openmips0|div0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~10 , openmips0|div0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~12 , openmips0|div0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~89 , openmips0|div0|temp_op2~89, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31]~1 , openmips0|div0|divisor[31]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[6] , openmips0|div0|divisor[6], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~64 , openmips0|div0|temp_op2~64, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[0] , openmips0|div0|divisor[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[27]~4 , openmips0|ex0|div_opdata1_o[27]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector116~0 , openmips0|ex0|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector118~0 , openmips0|ex0|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector119~0 , openmips0|ex0|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector120~0 , openmips0|ex0|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~42 , openmips0|div0|Add1~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~44 , openmips0|div0|Add1~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~46 , openmips0|div0|Add1~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~48 , openmips0|div0|Add1~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~50 , openmips0|div0|Add1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[25]~6 , openmips0|ex0|div_opdata1_o[25]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[22]~9 , openmips0|ex0|div_opdata1_o[22]~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[21]~10 , openmips0|ex0|div_opdata1_o[21]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~44 , openmips0|div0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~0 , openmips0|div0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~1 , openmips0|div0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[22] , openmips0|div0|dividend[22], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~46 , openmips0|div0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~0 , openmips0|div0|Selector51~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~1 , openmips0|div0|Selector51~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[23] , openmips0|div0|dividend[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~48 , openmips0|div0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[23]~8 , openmips0|ex0|div_opdata1_o[23]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~0 , openmips0|div0|Selector50~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~1 , openmips0|div0|Selector50~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[24] , openmips0|div0|dividend[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~50 , openmips0|div0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~52 , openmips0|div0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~0 , openmips0|div0|Selector48~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~1 , openmips0|div0|Selector48~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[26] , openmips0|div0|dividend[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~54 , openmips0|div0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[26]~5 , openmips0|ex0|div_opdata1_o[26]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~0 , openmips0|div0|Selector47~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector115~0 , openmips0|ex0|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~52 , openmips0|div0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~1 , openmips0|div0|Selector47~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[27] , openmips0|div0|dividend[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~56 , openmips0|div0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~0 , openmips0|div0|Selector46~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector114~0 , openmips0|ex0|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~54 , openmips0|div0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~1 , openmips0|div0|Selector46~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[28] , openmips0|div0|dividend[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector113~0 , openmips0|ex0|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~56 , openmips0|div0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[28]~29 , openmips0|ex0|div_opdata1_o[28]~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~58 , openmips0|div0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~0 , openmips0|div0|Selector45~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~1 , openmips0|div0|Selector45~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[29] , openmips0|div0|dividend[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[29]~28 , openmips0|ex0|div_opdata1_o[29]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~60 , openmips0|div0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~0 , openmips0|div0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector112~0 , openmips0|ex0|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~58 , openmips0|div0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~1 , openmips0|div0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[30] , openmips0|div0|dividend[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[30]~30 , openmips0|ex0|div_opdata1_o[30]~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~62 , openmips0|div0|Add4~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~0 , openmips0|div0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector111~0 , openmips0|ex0|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~60 , openmips0|div0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~1 , openmips0|div0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[31] , openmips0|div0|dividend[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~1 , openmips0|div0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~62 , openmips0|div0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~0 , openmips0|div0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~2 , openmips0|div0|Selector42~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[32] , openmips0|div0|dividend[32], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[0]~0 , openmips0|div0|div_temp[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~6 , openmips0|div0|Add5~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~7 , openmips0|div0|Add5~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector158~0 , openmips0|ex0|Selector158~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector159~0 , openmips0|ex0|Selector159~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector160~0 , openmips0|ex0|Selector160~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector161~0 , openmips0|ex0|Selector161~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector162~0 , openmips0|ex0|Selector162~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector163~0 , openmips0|ex0|Selector163~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector164~0 , openmips0|ex0|Selector164~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector165~0 , openmips0|ex0|Selector165~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~14 , openmips0|div0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~16 , openmips0|div0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~18 , openmips0|div0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~20 , openmips0|div0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~22 , openmips0|div0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~24 , openmips0|div0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~26 , openmips0|div0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~28 , openmips0|div0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~30 , openmips0|div0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~32 , openmips0|div0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~34 , openmips0|div0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~36 , openmips0|div0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~38 , openmips0|div0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~40 , openmips0|div0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~42 , openmips0|div0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~44 , openmips0|div0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~46 , openmips0|div0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~48 , openmips0|div0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~50 , openmips0|div0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~52 , openmips0|div0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~54 , openmips0|div0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~56 , openmips0|div0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~58 , openmips0|div0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~66 , openmips0|div0|temp_op2~66, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[29] , openmips0|div0|divisor[29], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~71 , openmips0|div0|temp_op2~71, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[24] , openmips0|div0|divisor[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~72 , openmips0|div0|temp_op2~72, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[23] , openmips0|div0|divisor[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~73 , openmips0|div0|temp_op2~73, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[22] , openmips0|div0|divisor[22], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~74 , openmips0|div0|temp_op2~74, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[21] , openmips0|div0|divisor[21], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~75 , openmips0|div0|temp_op2~75, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[20] , openmips0|div0|divisor[20], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~76 , openmips0|div0|temp_op2~76, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[19] , openmips0|div0|divisor[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~77 , openmips0|div0|temp_op2~77, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[18] , openmips0|div0|divisor[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~78 , openmips0|div0|temp_op2~78, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[17] , openmips0|div0|divisor[17], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~79 , openmips0|div0|temp_op2~79, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[16] , openmips0|div0|divisor[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~80 , openmips0|div0|temp_op2~80, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[15] , openmips0|div0|divisor[15], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~81 , openmips0|div0|temp_op2~81, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[14] , openmips0|div0|divisor[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~82 , openmips0|div0|temp_op2~82, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[13] , openmips0|div0|divisor[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~83 , openmips0|div0|temp_op2~83, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[12] , openmips0|div0|divisor[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~84 , openmips0|div0|temp_op2~84, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[11] , openmips0|div0|divisor[11], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~25 , openmips0|div0|Add5~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~27 , openmips0|div0|Add5~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~87 , openmips0|div0|temp_op2~87, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[8] , openmips0|div0|divisor[8], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~88 , openmips0|div0|temp_op2~88, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[7] , openmips0|div0|divisor[7], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~90 , openmips0|div0|temp_op2~90, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[5] , openmips0|div0|divisor[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~91 , openmips0|div0|temp_op2~91, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[4] , openmips0|div0|divisor[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~92 , openmips0|div0|temp_op2~92, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[3] , openmips0|div0|divisor[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~93 , openmips0|div0|temp_op2~93, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[2] , openmips0|div0|divisor[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~63 , openmips0|div0|temp_op2~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[1] , openmips0|div0|divisor[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[1]~2 , openmips0|div0|div_temp[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[2]~4 , openmips0|div0|div_temp[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[3]~6 , openmips0|div0|div_temp[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[4]~8 , openmips0|div0|div_temp[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[5]~10 , openmips0|div0|div_temp[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[6]~12 , openmips0|div0|div_temp[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[7]~14 , openmips0|div0|div_temp[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[8]~16 , openmips0|div0|div_temp[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~108 , openmips0|div0|Add5~108, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~109 , openmips0|div0|Add5~109, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[41] , openmips0|div0|dividend[41], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~29 , openmips0|div0|Add5~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~86 , openmips0|div0|temp_op2~86, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[9] , openmips0|div0|divisor[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[9]~18 , openmips0|div0|div_temp[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~106 , openmips0|div0|Add5~106, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~107 , openmips0|div0|Add5~107, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[42] , openmips0|div0|dividend[42], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~85 , openmips0|div0|temp_op2~85, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[10] , openmips0|div0|divisor[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[10]~20 , openmips0|div0|div_temp[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[11]~22 , openmips0|div0|div_temp[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[12]~24 , openmips0|div0|div_temp[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[13]~26 , openmips0|div0|div_temp[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[14]~28 , openmips0|div0|div_temp[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[15]~30 , openmips0|div0|div_temp[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[16]~32 , openmips0|div0|div_temp[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[17]~34 , openmips0|div0|div_temp[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[18]~36 , openmips0|div0|div_temp[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[19]~38 , openmips0|div0|div_temp[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[20]~40 , openmips0|div0|div_temp[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[21]~42 , openmips0|div0|div_temp[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[22]~44 , openmips0|div0|div_temp[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[23]~46 , openmips0|div0|div_temp[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[24]~48 , openmips0|div0|div_temp[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~76 , openmips0|div0|Add5~76, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~57 , openmips0|div0|Add5~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~59 , openmips0|div0|Add5~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~77 , openmips0|div0|Add5~77, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[57] , openmips0|div0|dividend[57], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~61 , openmips0|div0|Add5~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~70 , openmips0|div0|temp_op2~70, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[25] , openmips0|div0|divisor[25], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[25]~50 , openmips0|div0|div_temp[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~74 , openmips0|div0|Add5~74, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~75 , openmips0|div0|Add5~75, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[58] , openmips0|div0|dividend[58], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~69 , openmips0|div0|temp_op2~69, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[26] , openmips0|div0|divisor[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[26]~52 , openmips0|div0|div_temp[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~72 , openmips0|div0|Add5~72, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~63 , openmips0|div0|Add5~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~73 , openmips0|div0|Add5~73, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[59] , openmips0|div0|dividend[59], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~65 , openmips0|div0|Add5~65, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~68 , openmips0|div0|temp_op2~68, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[27] , openmips0|div0|divisor[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[27]~54 , openmips0|div0|div_temp[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~70 , openmips0|div0|Add5~70, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~71 , openmips0|div0|Add5~71, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[60] , openmips0|div0|dividend[60], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~67 , openmips0|div0|Add5~67, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~67 , openmips0|div0|temp_op2~67, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[28] , openmips0|div0|divisor[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[28]~56 , openmips0|div0|div_temp[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~20 , openmips0|div0|Add5~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~69 , openmips0|div0|Add5~69, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[61] , openmips0|div0|dividend[61], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[29]~58 , openmips0|div0|div_temp[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~122 , openmips0|div0|Add5~122, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~117 , openmips0|div0|Add5~117, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~123 , openmips0|div0|Add5~123, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[62] , openmips0|div0|dividend[62], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~60 , openmips0|div0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~65 , openmips0|div0|temp_op2~65, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[30] , openmips0|div0|divisor[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[30]~60 , openmips0|div0|div_temp[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~116 , openmips0|div0|Add5~116, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~119 , openmips0|div0|Add5~119, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~121 , openmips0|div0|Add5~121, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[63] , openmips0|div0|dividend[63], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[31]~62 , openmips0|div0|div_temp[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~124 , openmips0|div0|Add5~124, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~125 , openmips0|div0|Add5~125, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~127 , openmips0|div0|Add5~127, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[64] , openmips0|div0|dividend[64], openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54]~5 , openmips0|div0|dividend[54]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54]~6 , openmips0|div0|dividend[54]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33] , openmips0|div0|dividend[33], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~0 , openmips0|div0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~2 , openmips0|div0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~3 , openmips0|div0|Add5~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~5 , openmips0|div0|Add5~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[34] , openmips0|div0|dividend[34], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~9 , openmips0|div0|Add5~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~18 , openmips0|div0|Add5~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~19 , openmips0|div0|Add5~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[35] , openmips0|div0|dividend[35], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~11 , openmips0|div0|Add5~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~16 , openmips0|div0|Add5~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~17 , openmips0|div0|Add5~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[36] , openmips0|div0|dividend[36], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~13 , openmips0|div0|Add5~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~8 , openmips0|div0|Add5~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~15 , openmips0|div0|Add5~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37] , openmips0|div0|dividend[37], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~21 , openmips0|div0|Add5~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~114 , openmips0|div0|Add5~114, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~115 , openmips0|div0|Add5~115, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[38] , openmips0|div0|dividend[38], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~112 , openmips0|div0|Add5~112, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~23 , openmips0|div0|Add5~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~113 , openmips0|div0|Add5~113, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[39] , openmips0|div0|dividend[39], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~110 , openmips0|div0|Add5~110, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~111 , openmips0|div0|Add5~111, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[40] , openmips0|div0|dividend[40], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~55 , openmips0|div0|result_o~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[39] , openmips0|div0|result_o[39], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~54 , openmips0|div0|result_o~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[7] , openmips0|div0|result_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~52 , openmips0|ex0|ShiftLeft0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~84 , openmips0|ex0|ShiftLeft0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~4 , openmips0|ex0|Mux7~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~38 , openmips0|ex0|ShiftRight0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~78 , openmips0|ex0|ShiftRight0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~79 , openmips0|ex0|ShiftRight0~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~62 , openmips0|ex0|ShiftRight0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~83 , openmips0|ex0|ShiftRight0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~84 , openmips0|ex0|ShiftRight0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~6 , openmips0|ex0|Mux25~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~135 , openmips0|ex0|ShiftRight0~135, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~103 , openmips0|ex0|ShiftRight0~103, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~105 , openmips0|ex0|ShiftRight0~105, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~106 , openmips0|ex0|ShiftRight0~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~136 , openmips0|ex0|ShiftRight0~136, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~5 , openmips0|ex0|Mux7~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~0 , openmips0|ex0|Selector37~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~1 , openmips0|ex0|Selector37~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[7] , openmips0|ex0|logicout[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~26 , openmips0|mem_wb0|wb_csr_reg_data~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[7] , openmips0|mem_wb0|wb_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[7] , openmips0|csr0|fcsr[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~0 , openmips0|csr0|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[7] , openmips0|csr0|fflags[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[7] , openmips0|csr0|frm[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~25 , openmips0|csr0|mtime~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[7] , openmips0|csr0|mtime[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~1 , openmips0|csr0|Selector126~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector126~2 , openmips0|csr0|Selector126~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[7] , openmips0|csr0|data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~48 , openmips0|ex0|moveres~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector247~0 , openmips0|ex0|Selector247~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector247~1 , openmips0|ex0|Selector247~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[7] , openmips0|ex0|csr_reg_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~26 , openmips0|ex_mem0|mem_csr_reg_data~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[7] , openmips0|ex_mem0|mem_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~49 , openmips0|ex0|moveres~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[7] , openmips0|ex0|moveres[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~6 , openmips0|ex0|Mux7~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~7 , openmips0|ex0|Mux7~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~8 , openmips0|ex0|Mux7~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7 , openmips0|ex0|Mux7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[7] , openmips0|ex0|wdata_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~26 , openmips0|ex_mem0|mem_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[7] , openmips0|ex_mem0|mem_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~1 , openmips0|mem0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~2 , openmips0|mem0|Selector44~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~0 , openmips0|mem0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~3 , openmips0|mem0|Selector44~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~4 , openmips0|mem0|Selector44~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~6 , openmips0|mem_wb0|wb_wdata~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[7] , openmips0|mem_wb0|wb_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~71feeder , openmips0|regfile1|regs~71feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~71 , openmips0|regfile1|regs~71, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~103 , openmips0|regfile1|regs~103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~39 , openmips0|regfile1|regs~39, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1038 , openmips0|regfile1|regs~1038, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1039 , openmips0|regfile1|regs~1039, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~10 , openmips0|regfile1|rdata1[7]~10, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1026 , openmips0|regfile1|regs~1026, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1027 , openmips0|regfile1|regs~1027, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~4 , openmips0|regfile1|rdata1[6]~4, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1028 , openmips0|regfile1|regs~1028, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1029 , openmips0|regfile1|regs~1029, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~5 , openmips0|regfile1|rdata1[5]~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1030 , openmips0|regfile1|regs~1030, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1031 , openmips0|regfile1|regs~1031, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~6 , openmips0|regfile1|rdata1[4]~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~67 , openmips0|regfile1|regs~67, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~99 , openmips0|regfile1|regs~99, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~35 , openmips0|regfile1|regs~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1032 , openmips0|regfile1|regs~1032, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1033 , openmips0|regfile1|regs~1033, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~7 , openmips0|regfile1|rdata1[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~2 , openmips0|id0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~4 , openmips0|id0|Add5~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~6 , openmips0|id0|Add5~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~8 , openmips0|id0|Add5~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~10 , openmips0|id0|Add5~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~12 , openmips0|id0|Add5~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~14 , openmips0|id0|Add5~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~16 , openmips0|id0|Add5~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~18 , openmips0|id0|Add5~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~4 , openmips0|pc_reg0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~6 , openmips0|pc_reg0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~8 , openmips0|pc_reg0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~10 , openmips0|pc_reg0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~12 , openmips0|pc_reg0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~14 , openmips0|pc_reg0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~16 , openmips0|pc_reg0|Add0~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~18 , openmips0|pc_reg0|Add0~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~27 , openmips0|pc_reg0|pc~27, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~28 , openmips0|pc_reg0|pc~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~29 , openmips0|pc_reg0|pc~29, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[11] , openmips0|pc_reg0|pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~99 , openmips0|pc_reg0|pc~99, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~100 , openmips0|pc_reg0|pc~100, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~101 , openmips0|pc_reg0|pc~101, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[12] , openmips0|pc_reg0|pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[12] , openmips0|if_id0|id_pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1089 , openmips0|regfile1|regs~1089, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1090 , openmips0|regfile1|regs~1090, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~56 , openmips0|regfile1|rdata1[12]~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~57 , openmips0|regfile1|rdata1[12]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~85 , openmips0|id0|reg1_o[12]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~86 , openmips0|id0|reg1_o[12]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~87 , openmips0|id0|reg1_o[12]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12] , openmips0|id0|reg1_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~21 , openmips0|id_ex0|ex_reg1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[12] , openmips0|id_ex0|ex_reg1[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~0 , openmips0|ex0|Mux3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~1 , openmips0|ex0|Mux3~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~7 , openmips0|ex0|ShiftLeft1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~26 , openmips0|ex0|ShiftLeft1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~85 , openmips0|ex0|ShiftRight0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~125 , openmips0|ex0|ShiftRight0~125, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~126 , openmips0|ex0|ShiftRight0~126, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~46 , openmips0|div0|result_o~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[11] , openmips0|div0|result_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~53 , openmips0|ex0|ShiftLeft0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~3 , openmips0|ex0|Mux3~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~4 , openmips0|ex0|Mux3~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~0 , openmips0|ex0|Selector33~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~1 , openmips0|ex0|Selector33~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[11] , openmips0|ex0|logicout[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~22 , openmips0|mem_wb0|wb_csr_reg_data~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[11] , openmips0|mem_wb0|wb_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[11]~feeder , openmips0|csr0|frm[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[11] , openmips0|csr0|frm[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie~0 , openmips0|csr0|mie~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[11] , openmips0|csr0|mtime[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~2 , openmips0|csr0|Selector122~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[11] , openmips0|csr0|fflags[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[11] , openmips0|csr0|fcsr[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~4 , openmips0|csr0|Selector122~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector122~3 , openmips0|csr0|Selector122~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[11] , openmips0|csr0|data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~2 , openmips0|ex0|csr_reg_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector243~0 , openmips0|ex0|Selector243~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector243~1 , openmips0|ex0|Selector243~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[11] , openmips0|ex0|csr_reg_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~22 , openmips0|ex_mem0|mem_csr_reg_data~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[11] , openmips0|ex_mem0|mem_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~3 , openmips0|ex0|csr_reg_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[11] , openmips0|ex0|moveres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~5 , openmips0|ex0|Mux3~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~47 , openmips0|div0|result_o~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[43] , openmips0|div0|result_o[43], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~6 , openmips0|ex0|Mux3~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~7 , openmips0|ex0|Mux3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~42 , openmips0|id_ex0|ex_link_address~42, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~43 , openmips0|id_ex0|ex_link_address~43, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[11] , openmips0|id_ex0|ex_link_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~2 , openmips0|ex0|Mux3~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~8 , openmips0|ex0|Mux3~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector65~2 , openmips0|ex0|Selector65~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[11] , openmips0|ex0|arithmeticres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3 , openmips0|ex0|Mux3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[11] , openmips0|ex0|wdata_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~22 , openmips0|ex_mem0|mem_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[11] , openmips0|ex_mem0|mem_wdata[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux56~0 , wb_conmax_top0|s15|Mux56~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[11] , wb_conmax_top0|rf|conf15[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11] , wb_conmax_top0|rf|conf14[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11]~feeder , wb_conmax_top0|rf|conf13[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11] , wb_conmax_top0|rf|conf13[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[11] , wb_conmax_top0|rf|conf12[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~84 , wb_conmax_top0|rf|rf_dout~84, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~85 , wb_conmax_top0|rf|rf_dout~85, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11]~feeder , wb_conmax_top0|rf|conf10[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11] , wb_conmax_top0|rf|conf10[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11] , wb_conmax_top0|rf|conf8[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~77 , wb_conmax_top0|rf|rf_dout~77, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11]~feeder , wb_conmax_top0|rf|conf11[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11] , wb_conmax_top0|rf|conf11[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11] , wb_conmax_top0|rf|conf9[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~78 , wb_conmax_top0|rf|rf_dout~78, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11]~feeder , wb_conmax_top0|rf|conf6[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11] , wb_conmax_top0|rf|conf6[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11]~feeder , wb_conmax_top0|rf|conf7[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11] , wb_conmax_top0|rf|conf7[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11]~feeder , wb_conmax_top0|rf|conf5[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11] , wb_conmax_top0|rf|conf5[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11]~feeder , wb_conmax_top0|rf|conf4[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11] , wb_conmax_top0|rf|conf4[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~79 , wb_conmax_top0|rf|rf_dout~79, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~80 , wb_conmax_top0|rf|rf_dout~80, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[11]~feeder , wb_conmax_top0|rf|conf3[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[11] , wb_conmax_top0|rf|conf3[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11]~feeder , wb_conmax_top0|rf|conf1[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11] , wb_conmax_top0|rf|conf1[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11]~feeder , wb_conmax_top0|rf|conf2[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11] , wb_conmax_top0|rf|conf2[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[11] , wb_conmax_top0|rf|conf0[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~81 , wb_conmax_top0|rf|rf_dout~81, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~82 , wb_conmax_top0|rf|rf_dout~82, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~83 , wb_conmax_top0|rf|rf_dout~83, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~86 , wb_conmax_top0|rf|rf_dout~86, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~87 , wb_conmax_top0|rf|rf_dout~87, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[11] , wb_conmax_top0|rf|rf_dout[11], openmips_min_sopc, 1
instance = comp, \gpio_i[11]~input , gpio_i[11]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[11]~feeder , gpio_top0|sync[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[11] , gpio_top0|sync[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[11] , gpio_top0|ext_pad_s[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11]~feeder , gpio_top0|rgpio_in[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11] , gpio_top0|rgpio_in[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux56~0 , wb_conmax_top0|s2|Mux56~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11]~feeder , gpio_top0|rgpio_out[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11] , gpio_top0|rgpio_out[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[11] , gpio_top0|rgpio_oe[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[11] , gpio_top0|rgpio_inte[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[11] , gpio_top0|rgpio_ptrig[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~23 , gpio_top0|rgpio_ints~23, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~24 , gpio_top0|rgpio_ints~24, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~25 , gpio_top0|rgpio_ints~25, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[11] , gpio_top0|rgpio_ints[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~0 , gpio_top0|Mux20~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~1 , gpio_top0|Mux20~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~2 , gpio_top0|Mux20~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~3 , gpio_top0|Mux20~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[11] , gpio_top0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~0 , uart_top0|wb_interface|Mux23~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~0 , uart_top0|wb_interface|Mux20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~1 , uart_top0|wb_interface|Mux20~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[11] , uart_top0|wb_interface|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~0 , wb_conmax_top0|m0|Mux20~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~1 , wb_conmax_top0|m0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~42 , openmips0|dwishbone_bus_if|rd_buf~42, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[11] , openmips0|dwishbone_bus_if|rd_buf[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector128~0 , openmips0|dwishbone_bus_if|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[11] , openmips0|dwishbone_bus_if|cpu_data_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux40~0 , wb_conmax_top0|s2|Mux40~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27]~feeder , gpio_top0|rgpio_ints[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27] , gpio_top0|rgpio_ints[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27]~feeder , gpio_top0|rgpio_inte[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27] , gpio_top0|rgpio_inte[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[27] , gpio_top0|rgpio_ptrig[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[27] , gpio_top0|rgpio_oe[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27]~feeder , gpio_top0|rgpio_out[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27] , gpio_top0|rgpio_out[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~0 , gpio_top0|Mux4~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~1 , gpio_top0|Mux4~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~2 , gpio_top0|Mux4~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[27] , gpio_top0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux4~1 , uart_top0|wb_interface|Mux4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux4~2 , uart_top0|wb_interface|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[27] , uart_top0|wb_interface|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~0 , wb_conmax_top0|m0|Mux4~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~58 , openmips0|dwishbone_bus_if|rd_buf~58, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[27] , openmips0|dwishbone_bus_if|rd_buf[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector112~0 , openmips0|dwishbone_bus_if|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[27] , openmips0|dwishbone_bus_if|cpu_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector4~0 , openmips0|mem0|Selector4~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~65 , openmips0|mem0|wdata_o[11]~65, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~66 , openmips0|mem0|wdata_o[11]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1091 , openmips0|regfile1|regs~1091, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1092 , openmips0|regfile1|regs~1092, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~58 , openmips0|regfile1|rdata1[11]~58, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~59 , openmips0|regfile1|rdata1[11]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~88 , openmips0|id0|reg1_o[11]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~89 , openmips0|id0|reg1_o[11]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~90 , openmips0|id0|reg1_o[11]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11] , openmips0|id0|reg1_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~22 , openmips0|id_ex0|ex_reg1~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[11] , openmips0|id_ex0|ex_reg1[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~0 , openmips0|ex0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~1 , openmips0|ex0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector62~2 , openmips0|ex0|Selector62~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[14] , openmips0|ex0|arithmeticres[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~41 , openmips0|div0|result_o~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[46] , openmips0|div0|result_o[46], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~88 , openmips0|ex0|ShiftRight0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~90 , openmips0|ex0|ShiftRight0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~116 , openmips0|ex0|ShiftRight0~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~2 , openmips0|ex0|Mux31~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~97 , openmips0|ex0|ShiftRight0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~91 , openmips0|ex0|ShiftRight0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~114 , openmips0|ex0|ShiftRight0~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~115 , openmips0|ex0|ShiftRight0~115, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~117 , openmips0|ex0|ShiftRight0~117, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~40 , openmips0|div0|result_o~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[14] , openmips0|div0|result_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~66 , openmips0|ex0|ShiftLeft0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~57 , openmips0|ex0|ShiftLeft0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~85 , openmips0|ex0|ShiftLeft0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~64 , openmips0|ex0|ShiftLeft0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~14 , openmips0|ex0|ShiftLeft0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~15 , openmips0|ex0|ShiftLeft0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~96 , openmips0|ex0|ShiftLeft0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~97 , openmips0|ex0|ShiftLeft0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~3 , openmips0|ex0|Mux0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~22 , openmips0|ex0|ShiftLeft1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~4 , openmips0|ex0|Mux0~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~19 , openmips0|mem_wb0|wb_csr_reg_data~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[14] , openmips0|mem_wb0|wb_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[14] , openmips0|csr0|frm[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[14] , openmips0|csr0|fcsr[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~1 , openmips0|csr0|Selector119~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[14] , openmips0|csr0|fflags[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~19 , openmips0|csr0|mtime~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[14] , openmips0|csr0|mtime[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~0 , openmips0|csr0|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector119~2 , openmips0|csr0|Selector119~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[14] , openmips0|csr0|data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~36 , openmips0|ex0|moveres~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector240~0 , openmips0|ex0|Selector240~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector240~1 , openmips0|ex0|Selector240~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[14] , openmips0|ex0|csr_reg_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~19 , openmips0|ex_mem0|mem_csr_reg_data~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[14] , openmips0|ex_mem0|mem_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~37 , openmips0|ex0|moveres~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[14] , openmips0|ex0|moveres[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~0 , openmips0|ex0|Selector30~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~1 , openmips0|ex0|Selector30~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[14] , openmips0|ex0|logicout[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~5 , openmips0|ex0|Mux0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~6 , openmips0|ex0|Mux0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~7 , openmips0|ex0|Mux0~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~36 , openmips0|id_ex0|ex_link_address~36, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~37 , openmips0|id_ex0|ex_link_address~37, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[14] , openmips0|id_ex0|ex_link_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~2 , openmips0|ex0|Mux0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~8 , openmips0|ex0|Mux0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0 , openmips0|ex0|Mux0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[14] , openmips0|ex0|wdata_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~19 , openmips0|ex_mem0|mem_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[14] , openmips0|ex_mem0|mem_wdata[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ri_c~0 , uart_top0|regs|ri_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[6] , uart_top0|regs|msr[6], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~0 , uart_top0|wb_interface|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6 , uart_top0|regs|lsr6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6_d , uart_top0|regs|lsr6_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r~0 , uart_top0|regs|lsr6r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r , uart_top0|regs|lsr6r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~0 , uart_top0|regs|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~1 , uart_top0|regs|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[6] , uart_top0|regs|scratch[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~2 , uart_top0|regs|Mux1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~3 , uart_top0|regs|Mux1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~7 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~4 , uart_top0|regs|Mux1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~5 , uart_top0|regs|Mux1~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~6 , uart_top0|regs|Mux1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~1 , uart_top0|wb_interface|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[30] , uart_top0|wb_interface|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux37~0 , wb_conmax_top0|s2|Mux37~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[30] , gpio_top0|rgpio_ints[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30]~feeder , gpio_top0|rgpio_inte[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30] , gpio_top0|rgpio_inte[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30] , gpio_top0|rgpio_ptrig[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30]~feeder , gpio_top0|rgpio_out[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30] , gpio_top0|rgpio_out[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[30] , gpio_top0|rgpio_oe[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~0 , gpio_top0|Mux1~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~1 , gpio_top0|Mux1~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~2 , gpio_top0|Mux1~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[30] , gpio_top0|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~0 , wb_conmax_top0|m0|Mux1~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~65 , openmips0|dwishbone_bus_if|rd_buf~65, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[30] , openmips0|dwishbone_bus_if|rd_buf[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector109~2 , openmips0|dwishbone_bus_if|Selector109~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[30] , openmips0|dwishbone_bus_if|cpu_data_o[30], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~1 , uart_top0|wb_interface|Mux17~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~0 , uart_top0|wb_interface|Mux17~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~2 , uart_top0|wb_interface|Mux17~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[14] , uart_top0|wb_interface|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \gpio_i[14]~input , gpio_i[14]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[14] , gpio_top0|sync[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[14] , gpio_top0|ext_pad_s[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[14] , gpio_top0|rgpio_in[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector69~0 , openmips0|mem0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[14] , openmips0|mem0|mem_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~6 , openmips0|dwishbone_bus_if|wishbone_data_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[14] , openmips0|dwishbone_bus_if|wishbone_data_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux53~0 , wb_conmax_top0|s2|Mux53~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14] , gpio_top0|rgpio_ptrig[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~38 , gpio_top0|rgpio_ints~38, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14] , gpio_top0|rgpio_inte[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~39 , gpio_top0|rgpio_ints~39, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~40 , gpio_top0|rgpio_ints~40, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[14] , gpio_top0|rgpio_ints[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~0 , gpio_top0|Mux17~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14] , gpio_top0|rgpio_oe[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14] , gpio_top0|rgpio_out[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~1 , gpio_top0|Mux17~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~2 , gpio_top0|Mux17~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~3 , gpio_top0|Mux17~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[14] , gpio_top0|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~0 , wb_conmax_top0|m0|Mux17~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux53~0 , wb_conmax_top0|s15|Mux53~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14]~feeder , wb_conmax_top0|rf|conf13[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14] , wb_conmax_top0|rf|conf13[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[14]~feeder , wb_conmax_top0|rf|conf12[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[14] , wb_conmax_top0|rf|conf12[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14]~feeder , wb_conmax_top0|rf|conf8[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14] , wb_conmax_top0|rf|conf8[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~132 , wb_conmax_top0|rf|rf_dout~132, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[14] , wb_conmax_top0|rf|conf9[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~133 , wb_conmax_top0|rf|rf_dout~133, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[14]~feeder , wb_conmax_top0|rf|conf15[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[14] , wb_conmax_top0|rf|conf15[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14]~feeder , wb_conmax_top0|rf|conf14[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14] , wb_conmax_top0|rf|conf14[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14]~feeder , wb_conmax_top0|rf|conf11[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14] , wb_conmax_top0|rf|conf11[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14] , wb_conmax_top0|rf|conf10[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~139 , wb_conmax_top0|rf|rf_dout~139, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~140 , wb_conmax_top0|rf|rf_dout~140, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14]~feeder , wb_conmax_top0|rf|conf1[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14] , wb_conmax_top0|rf|conf1[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14] , wb_conmax_top0|rf|conf5[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[14] , wb_conmax_top0|rf|conf0[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14]~feeder , wb_conmax_top0|rf|conf4[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14] , wb_conmax_top0|rf|conf4[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~136 , wb_conmax_top0|rf|rf_dout~136, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~137 , wb_conmax_top0|rf|rf_dout~137, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14]~feeder , wb_conmax_top0|rf|conf6[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14] , wb_conmax_top0|rf|conf6[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14] , wb_conmax_top0|rf|conf7[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14]~feeder , wb_conmax_top0|rf|conf3[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14] , wb_conmax_top0|rf|conf3[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[14] , wb_conmax_top0|rf|conf2[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~134 , wb_conmax_top0|rf|rf_dout~134, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~135 , wb_conmax_top0|rf|rf_dout~135, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~138 , wb_conmax_top0|rf|rf_dout~138, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~141 , wb_conmax_top0|rf|rf_dout~141, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~142 , wb_conmax_top0|rf|rf_dout~142, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[14] , wb_conmax_top0|rf|rf_dout[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~1 , wb_conmax_top0|m0|Mux17~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~47 , openmips0|dwishbone_bus_if|rd_buf~47, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[14] , openmips0|dwishbone_bus_if|rd_buf[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector125~0 , openmips0|dwishbone_bus_if|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[14] , openmips0|dwishbone_bus_if|cpu_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector1~0 , openmips0|mem0|Selector1~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~59 , openmips0|mem0|wdata_o[14]~59, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~60 , openmips0|mem0|wdata_o[14]~60, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~26 , openmips0|mem_wb0|wb_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[14] , openmips0|mem_wb0|wb_wdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1185 , openmips0|regfile1|regs~1185, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1186 , openmips0|regfile1|regs~1186, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~814feeder , openmips0|regfile1|regs~814feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~814 , openmips0|regfile1|regs~814, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~878 , openmips0|regfile1|regs~878, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~782 , openmips0|regfile1|regs~782, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~846feeder , openmips0|regfile1|regs~846feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~846 , openmips0|regfile1|regs~846, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1183 , openmips0|regfile1|regs~1183, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1184 , openmips0|regfile1|regs~1184, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1187 , openmips0|regfile1|regs~1187, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~72 , openmips0|id0|reg2_o[14]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~73 , openmips0|id0|reg2_o[14]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~74 , openmips0|id0|reg2_o[14]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14] , openmips0|id0|reg2_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~4 , openmips0|id_ex0|ex_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[14] , openmips0|id_ex0|ex_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~4 , openmips0|ex_mem0|mem_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[14] , openmips0|ex_mem0|mem_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~0 , openmips0|mem0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~6 , openmips0|ex_mem0|mem_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[30] , openmips0|ex_mem0|mem_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~1 , openmips0|mem0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[30] , openmips0|mem0|mem_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~4 , openmips0|dwishbone_bus_if|wishbone_data_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[30] , openmips0|dwishbone_bus_if|wishbone_data_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux37~0 , wb_conmax_top0|s1|Mux37~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[30] , uart_top0|wb_interface|wb_dat_is[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~7 , openmips0|ex_mem0|mem_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[22] , openmips0|ex_mem0|mem_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector61~0 , openmips0|mem0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[22] , openmips0|mem0|mem_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~5 , openmips0|dwishbone_bus_if|wishbone_data_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[22] , openmips0|dwishbone_bus_if|wishbone_data_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux45~0 , wb_conmax_top0|s1|Mux45~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[22] , uart_top0|wb_interface|wb_dat_is[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux53~0 , wb_conmax_top0|s1|Mux53~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[14] , uart_top0|wb_interface|wb_dat_is[14], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~0 , uart_top0|wb_interface|Mux33~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~1 , uart_top0|wb_interface|Mux33~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0]~1 , uart_top0|regs|fcr[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0] , uart_top0|regs|fcr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~0 , uart_top0|wb_interface|Mux9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~1 , uart_top0|wb_interface|Mux9~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~2 , uart_top0|wb_interface|Mux9~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[22] , uart_top0|wb_interface|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux45~0 , wb_conmax_top0|s2|Mux45~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[22] , gpio_top0|rgpio_ints[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[22] , gpio_top0|rgpio_oe[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22]~feeder , gpio_top0|rgpio_out[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22] , gpio_top0|rgpio_out[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~0 , gpio_top0|Mux9~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22]~feeder , gpio_top0|rgpio_inte[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22] , gpio_top0|rgpio_inte[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[22] , gpio_top0|rgpio_ptrig[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~1 , gpio_top0|Mux9~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~2 , gpio_top0|Mux9~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[22] , gpio_top0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~0 , wb_conmax_top0|m0|Mux9~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~63 , openmips0|dwishbone_bus_if|rd_buf~63, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[22] , openmips0|dwishbone_bus_if|rd_buf[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector117~0 , openmips0|dwishbone_bus_if|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[22] , openmips0|dwishbone_bus_if|cpu_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~41 , openmips0|mem0|wdata_o[22]~41, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~42 , openmips0|mem0|wdata_o[22]~42, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~18 , openmips0|mem_wb0|wb_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[22] , openmips0|mem_wb0|wb_wdata[22], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~54 , openmips0|regfile1|regs~54, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~118 , openmips0|regfile1|regs~118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~86 , openmips0|regfile1|regs~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1069 , openmips0|regfile1|regs~1069, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1070 , openmips0|regfile1|regs~1070, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~36 , openmips0|regfile1|rdata1[22]~36, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~37 , openmips0|regfile1|rdata1[22]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~53 , openmips0|id0|reg1_o[22]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~54 , openmips0|id0|reg1_o[22]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~55 , openmips0|id0|reg1_o[22]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22] , openmips0|id0|reg1_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~11 , openmips0|id_ex0|ex_reg1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[22] , openmips0|id_ex0|ex_reg1[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[23]~46 , openmips0|ex0|Add4|auto_generated|result_int[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector54~2 , openmips0|ex0|Selector54~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[22] , openmips0|ex0|arithmeticres[22], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~25 , openmips0|div0|result_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[54] , openmips0|div0|result_o[54], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~14 , openmips0|ex0|ShiftLeft1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~107 , openmips0|ex0|ShiftRight0~107, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~108 , openmips0|ex0|ShiftRight0~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~3 , openmips0|ex0|shiftres~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~24 , openmips0|div0|result_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[22] , openmips0|div0|result_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~37 , openmips0|ex0|ShiftLeft0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~55 , openmips0|ex0|ShiftLeft0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~59 , openmips0|ex0|ShiftLeft0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~86 , openmips0|ex0|ShiftLeft0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~109 , openmips0|ex0|ShiftRight0~109, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~15 , openmips0|ex0|Mux22~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~87 , openmips0|ex0|ShiftLeft0~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~8 , openmips0|ex0|Mux22~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~9 , openmips0|ex0|Mux22~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~10 , openmips0|ex0|Mux22~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~11 , openmips0|ex0|Mux22~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~16 , openmips0|ex0|Mux22~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~40 , openmips0|id0|Add3~40, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~20 , openmips0|id_ex0|ex_link_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~21 , openmips0|id_ex0|ex_link_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[22] , openmips0|id_ex0|ex_link_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~7 , openmips0|ex0|Mux22~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~12 , openmips0|ex0|Mux22~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~72 , openmips0|ex0|Mult0|auto_generated|op_1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~5 , openmips0|ex0|Mux22~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~108 , openmips0|ex0|Add6~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~6 , openmips0|ex0|Mux22~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~13 , openmips0|ex0|Mux22~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~11 , openmips0|mem_wb0|wb_csr_reg_data~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[22] , openmips0|mem_wb0|wb_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[22] , openmips0|csr0|fflags[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~11 , openmips0|csr0|mtime~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[22] , openmips0|csr0|mtime[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~2 , openmips0|csr0|Selector111~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[22] , openmips0|csr0|frm[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[22] , openmips0|csr0|fcsr[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~4 , openmips0|csr0|Selector111~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector111~3 , openmips0|csr0|Selector111~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[22] , openmips0|csr0|data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~20 , openmips0|ex0|moveres~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector232~0 , openmips0|ex0|Selector232~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector232~1 , openmips0|ex0|Selector232~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[22] , openmips0|ex0|csr_reg_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~11 , openmips0|ex_mem0|mem_csr_reg_data~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[22] , openmips0|ex_mem0|mem_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~21 , openmips0|ex0|moveres~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[22] , openmips0|ex0|moveres[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~0 , openmips0|ex0|Selector22~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~1 , openmips0|ex0|Selector22~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[22] , openmips0|ex0|logicout[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~4 , openmips0|ex0|Mux22~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~14 , openmips0|ex0|Mux22~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[22] , openmips0|ex0|wdata_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~97 , openmips0|id0|reg2_o[22]~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1225 , openmips0|regfile1|regs~1225, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1226 , openmips0|regfile1|regs~1226, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~822feeder , openmips0|regfile1|regs~822feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~822 , openmips0|regfile1|regs~822, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~854feeder , openmips0|regfile1|regs~854feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~854 , openmips0|regfile1|regs~854, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~790 , openmips0|regfile1|regs~790, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1223 , openmips0|regfile1|regs~1223, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~886 , openmips0|regfile1|regs~886, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1224 , openmips0|regfile1|regs~1224, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1227 , openmips0|regfile1|regs~1227, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~98 , openmips0|id0|reg2_o[22]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~99 , openmips0|id0|reg2_o[22]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22] , openmips0|id0|reg2_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~1 , openmips0|id0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~3 , openmips0|id0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~5 , openmips0|id0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~7 , openmips0|id0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~9 , openmips0|id0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~11 , openmips0|id0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~13 , openmips0|id0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~15 , openmips0|id0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~17 , openmips0|id0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~19 , openmips0|id0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~21 , openmips0|id0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~23 , openmips0|id0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~25 , openmips0|id0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~27 , openmips0|id0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~29 , openmips0|id0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~31 , openmips0|id0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~33 , openmips0|id0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~35 , openmips0|id0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~37 , openmips0|id0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~39 , openmips0|id0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~41 , openmips0|id0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~43 , openmips0|id0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~45 , openmips0|id0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~47 , openmips0|id0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~49 , openmips0|id0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~51 , openmips0|id0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~53 , openmips0|id0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~55 , openmips0|id0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~57 , openmips0|id0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~59 , openmips0|id0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~61 , openmips0|id0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~62 , openmips0|id0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux55~0 , openmips0|id0|Mux55~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux55~2 , openmips0|id0|Mux55~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~44 , openmips0|pc_reg0|pc~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~45 , openmips0|pc_reg0|pc~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~0 , openmips0|id0|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~3 , openmips0|id0|Selector101~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~5 , openmips0|id0|Selector101~5, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~46 , openmips0|pc_reg0|pc~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[1] , openmips0|pc_reg0|pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[1] , openmips0|if_id0|id_pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~2 , openmips0|id0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~4 , openmips0|id0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~6 , openmips0|id0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~8 , openmips0|id0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~10 , openmips0|id0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~12 , openmips0|id0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~15 , openmips0|pc_reg0|pc~15, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~16 , openmips0|pc_reg0|pc~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~17 , openmips0|pc_reg0|pc~17, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[7] , openmips0|pc_reg0|pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[7] , openmips0|if_id0|id_pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~107 , openmips0|id0|reg1_o[7]~107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1097 , openmips0|regfile1|regs~1097, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1098 , openmips0|regfile1|regs~1098, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~62 , openmips0|regfile1|rdata1[7]~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~63 , openmips0|regfile1|rdata1[7]~63, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~108 , openmips0|id0|reg1_o[7]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~109 , openmips0|id0|reg1_o[7]~109, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7] , openmips0|id0|reg1_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~26 , openmips0|id_ex0|ex_reg1~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[7] , openmips0|id_ex0|ex_reg1[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~2 , openmips0|ex0|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~3 , openmips0|ex0|Mux8~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~52 , openmips0|id_ex0|ex_link_address~52, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~53 , openmips0|id_ex0|ex_link_address~53, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[6] , openmips0|id_ex0|ex_link_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~9 , openmips0|ex0|Mux8~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~57 , openmips0|div0|result_o~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[38] , openmips0|div0|result_o[38], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~0 , openmips0|ex0|Selector38~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~1 , openmips0|ex0|Selector38~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[6] , openmips0|ex0|logicout[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~27 , openmips0|mem_wb0|wb_csr_reg_data~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[6] , openmips0|mem_wb0|wb_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~26 , openmips0|csr0|mtime~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[6] , openmips0|csr0|mtime[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[6] , openmips0|csr0|fcsr[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~0 , openmips0|csr0|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[6] , openmips0|csr0|fflags[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[6]~feeder , openmips0|csr0|frm[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[6] , openmips0|csr0|frm[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~1 , openmips0|csr0|Selector127~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector127~2 , openmips0|csr0|Selector127~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[6] , openmips0|csr0|data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~50 , openmips0|ex0|moveres~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector248~0 , openmips0|ex0|Selector248~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector248~1 , openmips0|ex0|Selector248~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[6] , openmips0|ex0|csr_reg_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~27 , openmips0|ex_mem0|mem_csr_reg_data~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[6] , openmips0|ex_mem0|mem_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~51 , openmips0|ex0|moveres~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[6] , openmips0|ex0|moveres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~6 , openmips0|ex0|Mux8~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~30 , openmips0|ex0|ShiftLeft1~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~56 , openmips0|div0|result_o~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[6] , openmips0|div0|result_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~4 , openmips0|ex0|Mux8~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~31 , openmips0|ex0|ShiftRight0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~98 , openmips0|ex0|ShiftRight0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~137 , openmips0|ex0|ShiftRight0~137, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~138 , openmips0|ex0|ShiftRight0~138, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~5 , openmips0|ex0|Mux8~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~7 , openmips0|ex0|Mux8~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~8 , openmips0|ex0|Mux8~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector70~2 , openmips0|ex0|Selector70~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[6] , openmips0|ex0|arithmeticres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8 , openmips0|ex0|Mux8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[6] , openmips0|ex0|wdata_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~27 , openmips0|ex_mem0|mem_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[6] , openmips0|ex_mem0|mem_wdata[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux61~0 , wb_conmax_top0|s15|Mux61~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6]~feeder , wb_conmax_top0|rf|conf1[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6] , wb_conmax_top0|rf|conf1[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6]~feeder , wb_conmax_top0|rf|conf2[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6] , wb_conmax_top0|rf|conf2[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[6] , wb_conmax_top0|rf|conf0[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~158 , wb_conmax_top0|rf|rf_dout~158, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[6] , wb_conmax_top0|rf|conf3[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~159 , wb_conmax_top0|rf|rf_dout~159, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6]~feeder , wb_conmax_top0|rf|conf6[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6] , wb_conmax_top0|rf|conf6[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[6] , wb_conmax_top0|rf|conf7[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6]~feeder , wb_conmax_top0|rf|conf5[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6] , wb_conmax_top0|rf|conf5[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[6] , wb_conmax_top0|rf|conf4[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~156 , wb_conmax_top0|rf|rf_dout~156, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~157 , wb_conmax_top0|rf|rf_dout~157, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~160 , wb_conmax_top0|rf|rf_dout~160, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6]~feeder , wb_conmax_top0|rf|conf11[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6] , wb_conmax_top0|rf|conf11[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6]~feeder , wb_conmax_top0|rf|conf10[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6] , wb_conmax_top0|rf|conf10[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[6] , wb_conmax_top0|rf|conf8[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~154 , wb_conmax_top0|rf|rf_dout~154, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6] , wb_conmax_top0|rf|conf9[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~155 , wb_conmax_top0|rf|rf_dout~155, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6]~feeder , wb_conmax_top0|rf|conf15[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6] , wb_conmax_top0|rf|conf15[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6] , wb_conmax_top0|rf|conf14[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6]~feeder , wb_conmax_top0|rf|conf13[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6] , wb_conmax_top0|rf|conf13[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[6] , wb_conmax_top0|rf|conf12[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~161 , wb_conmax_top0|rf|rf_dout~161, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~162 , wb_conmax_top0|rf|rf_dout~162, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~163 , wb_conmax_top0|rf|rf_dout~163, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~164 , wb_conmax_top0|rf|rf_dout~164, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[6] , wb_conmax_top0|rf|rf_dout[6], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~0 , uart_top0|wb_interface|Mux25~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~1 , uart_top0|wb_interface|Mux25~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~2 , uart_top0|wb_interface|Mux25~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[6] , uart_top0|wb_interface|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \gpio_i[6]~input , gpio_i[6]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[6]~feeder , gpio_top0|sync[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[6] , gpio_top0|sync[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[6] , gpio_top0|ext_pad_s[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[6]~feeder , gpio_top0|rgpio_in[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[6] , gpio_top0|rgpio_in[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux61~0 , wb_conmax_top0|s2|Mux61~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[6] , gpio_top0|rgpio_oe[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6]~feeder , gpio_top0|rgpio_out[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6] , gpio_top0|rgpio_out[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[6] , gpio_top0|rgpio_inte[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[6] , gpio_top0|rgpio_ptrig[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~44 , gpio_top0|rgpio_ints~44, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~45 , gpio_top0|rgpio_ints~45, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~46 , gpio_top0|rgpio_ints~46, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[6] , gpio_top0|rgpio_ints[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~0 , gpio_top0|Mux25~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~1 , gpio_top0|Mux25~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~2 , gpio_top0|Mux25~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~3 , gpio_top0|Mux25~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[6] , gpio_top0|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~0 , wb_conmax_top0|m0|Mux25~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~1 , wb_conmax_top0|m0|Mux25~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~49 , openmips0|dwishbone_bus_if|rd_buf~49, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[6] , openmips0|dwishbone_bus_if|rd_buf[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector133~1 , openmips0|dwishbone_bus_if|Selector133~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[6] , openmips0|dwishbone_bus_if|cpu_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~3 , openmips0|mem0|wdata_o[0]~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~75 , openmips0|mem0|wdata_o[6]~75, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector9~0 , openmips0|mem0|Selector9~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~76 , openmips0|mem0|wdata_o[6]~76, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~6 , openmips0|mem0|wdata_o[0]~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~7 , openmips0|mem0|wdata_o[0]~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~77 , openmips0|mem0|wdata_o[6]~77, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~78 , openmips0|mem0|wdata_o[6]~78, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~110 , openmips0|id0|reg1_o[6]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~113 , openmips0|id0|reg1_o[6]~113, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~114 , openmips0|id0|reg1_o[6]~114, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~135 , openmips0|id0|reg1_o[6]~135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1099 , openmips0|regfile1|regs~1099, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~111 , openmips0|id0|reg1_o[6]~111, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~112 , openmips0|id0|reg1_o[6]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~115 , openmips0|id0|reg1_o[6]~115, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~116 , openmips0|id0|reg1_o[6]~116, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6] , openmips0|id0|reg1_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~27 , openmips0|id_ex0|ex_reg1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[6] , openmips0|id_ex0|ex_reg1[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~0 , openmips0|ex0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~1 , openmips0|ex0|Mux6~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~48 , openmips0|id_ex0|ex_link_address~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~49 , openmips0|id_ex0|ex_link_address~49, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[8] , openmips0|id_ex0|ex_link_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~2 , openmips0|ex0|Mux6~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~53 , openmips0|div0|result_o~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[40] , openmips0|div0|result_o[40], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~29 , openmips0|ex0|ShiftLeft1~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~80 , openmips0|ex0|ShiftLeft0~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~81 , openmips0|ex0|ShiftLeft0~81, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~52 , openmips0|div0|result_o~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[8] , openmips0|div0|result_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~3 , openmips0|ex0|Mux6~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~58 , openmips0|ex0|ShiftRight0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~132 , openmips0|ex0|ShiftRight0~132, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~32 , openmips0|ex0|ShiftRight0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~39 , openmips0|ex0|ShiftRight0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~133 , openmips0|ex0|ShiftRight0~133, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~134 , openmips0|ex0|ShiftRight0~134, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~4 , openmips0|ex0|Mux6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~0 , openmips0|ex0|Selector36~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~1 , openmips0|ex0|Selector36~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[8] , openmips0|ex0|logicout[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~25 , openmips0|mem_wb0|wb_csr_reg_data~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[8] , openmips0|mem_wb0|wb_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[8]~feeder , openmips0|csr0|fcsr[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[8] , openmips0|csr0|fcsr[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[8] , openmips0|csr0|frm[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~0 , openmips0|csr0|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[8] , openmips0|csr0|fflags[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~24 , openmips0|csr0|mtime~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[8] , openmips0|csr0|mtime[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~1 , openmips0|csr0|Selector125~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector125~2 , openmips0|csr0|Selector125~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[8] , openmips0|csr0|data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~46 , openmips0|ex0|moveres~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector246~0 , openmips0|ex0|Selector246~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector246~1 , openmips0|ex0|Selector246~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[8] , openmips0|ex0|csr_reg_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~25 , openmips0|ex_mem0|mem_csr_reg_data~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[8] , openmips0|ex_mem0|mem_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~47 , openmips0|ex0|moveres~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[8] , openmips0|ex0|moveres[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~5 , openmips0|ex0|Mux6~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~6 , openmips0|ex0|Mux6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~7 , openmips0|ex0|Mux6~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~8 , openmips0|ex0|Mux6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~25 , openmips0|ex0|Add4|auto_generated|_~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[9]~18 , openmips0|ex0|Add4|auto_generated|result_int[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector68~2 , openmips0|ex0|Selector68~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[8] , openmips0|ex0|arithmeticres[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6 , openmips0|ex0|Mux6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[8] , openmips0|ex0|wdata_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~25 , openmips0|ex_mem0|mem_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[8] , openmips0|ex_mem0|mem_wdata[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux59~0 , wb_conmax_top0|s15|Mux59~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8]~feeder , wb_conmax_top0|rf|conf14[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8] , wb_conmax_top0|rf|conf14[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8] , wb_conmax_top0|rf|conf10[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8]~feeder , wb_conmax_top0|rf|conf6[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8] , wb_conmax_top0|rf|conf6[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[8] , wb_conmax_top0|rf|conf2[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~33 , wb_conmax_top0|rf|rf_dout~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~34 , wb_conmax_top0|rf|rf_dout~34, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[8] , wb_conmax_top0|rf|conf15[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8] , wb_conmax_top0|rf|conf7[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8]~feeder , wb_conmax_top0|rf|conf11[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8] , wb_conmax_top0|rf|conf11[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[8] , wb_conmax_top0|rf|conf3[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~40 , wb_conmax_top0|rf|rf_dout~40, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~41 , wb_conmax_top0|rf|rf_dout~41, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8]~feeder , wb_conmax_top0|rf|conf5[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8] , wb_conmax_top0|rf|conf5[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8] , wb_conmax_top0|rf|conf13[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8]~feeder , wb_conmax_top0|rf|conf9[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8] , wb_conmax_top0|rf|conf9[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[8] , wb_conmax_top0|rf|conf1[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~35 , wb_conmax_top0|rf|rf_dout~35, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~36 , wb_conmax_top0|rf|rf_dout~36, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8]~feeder , wb_conmax_top0|rf|conf8[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8] , wb_conmax_top0|rf|conf8[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[8] , wb_conmax_top0|rf|conf12[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8]~feeder , wb_conmax_top0|rf|conf4[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8] , wb_conmax_top0|rf|conf4[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[8] , wb_conmax_top0|rf|conf0[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~37 , wb_conmax_top0|rf|rf_dout~37, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~38 , wb_conmax_top0|rf|rf_dout~38, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~39 , wb_conmax_top0|rf|rf_dout~39, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~42 , wb_conmax_top0|rf|rf_dout~42, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~43 , wb_conmax_top0|rf|rf_dout~43, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[8] , wb_conmax_top0|rf|rf_dout[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux59~0 , wb_conmax_top0|s2|Mux59~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[8] , gpio_top0|rgpio_inte[8], openmips_min_sopc, 1
instance = comp, \gpio_i[8]~input , gpio_i[8]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[8] , gpio_top0|sync[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[8] , gpio_top0|ext_pad_s[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[8]~feeder , gpio_top0|rgpio_in[8]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[8] , gpio_top0|rgpio_in[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[8] , gpio_top0|rgpio_ptrig[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~11 , gpio_top0|rgpio_ints~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~12 , gpio_top0|rgpio_ints~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~13 , gpio_top0|rgpio_ints~13, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[8] , gpio_top0|rgpio_ints[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~0 , gpio_top0|Mux23~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[8] , gpio_top0|rgpio_oe[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8] , gpio_top0|rgpio_out[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~1 , gpio_top0|Mux23~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~2 , gpio_top0|Mux23~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~3 , gpio_top0|Mux23~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[8] , gpio_top0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~1 , uart_top0|wb_interface|Mux23~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[0] , uart_top0|regs|scratch[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0 , uart_top0|regs|lsr0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0_d , uart_top0|regs|lsr0_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~1 , uart_top0|regs|lsr0r~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~0 , uart_top0|regs|lsr0r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~2 , uart_top0|regs|lsr0r~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~3 , uart_top0|regs|lsr0r~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r , uart_top0|regs|lsr0r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~2 , uart_top0|regs|Mux7~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~0 , uart_top0|regs|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~1 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~1 , uart_top0|regs|Mux7~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~3 , uart_top0|regs|Mux7~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~4 , uart_top0|regs|Mux7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~5 , uart_top0|regs|Mux7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~6 , uart_top0|regs|Mux7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~2 , uart_top0|wb_interface|Mux23~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[8] , uart_top0|wb_interface|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~1 , wb_conmax_top0|m0|Mux23~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~2 , wb_conmax_top0|m0|Mux23~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~38 , openmips0|dwishbone_bus_if|rd_buf~38, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[8] , openmips0|dwishbone_bus_if|rd_buf[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector131~0 , openmips0|dwishbone_bus_if|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[8] , openmips0|dwishbone_bus_if|cpu_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector7~0 , openmips0|mem0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~72 , openmips0|mem0|wdata_o[8]~72, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~73 , openmips0|mem0|wdata_o[8]~73, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~74 , openmips0|mem0|wdata_o[8]~74, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~7 , openmips0|mem_wb0|wb_wdata~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[8] , openmips0|mem_wb0|wb_wdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~92 , openmips0|id0|reg1_o[10]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~104 , openmips0|id0|reg1_o[8]~104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1096 , openmips0|regfile1|regs~1096, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~101 , openmips0|id0|reg1_o[8]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~102 , openmips0|id0|reg1_o[8]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~103 , openmips0|id0|reg1_o[8]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~100 , openmips0|id0|reg1_o[8]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~105 , openmips0|id0|reg1_o[8]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~106 , openmips0|id0|reg1_o[8]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8] , openmips0|id0|reg1_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~25 , openmips0|id_ex0|ex_reg1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[8] , openmips0|id_ex0|ex_reg1[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~94 , openmips0|ex0|ShiftRight0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~95 , openmips0|ex0|ShiftRight0~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~41 , openmips0|ex0|ShiftRight0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~96 , openmips0|ex0|ShiftRight0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~99 , openmips0|ex0|ShiftRight0~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~44 , openmips0|ex0|ShiftRight0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~100 , openmips0|ex0|ShiftRight0~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~92 , openmips0|ex0|ShiftRight0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~89 , openmips0|ex0|ShiftRight0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~93 , openmips0|ex0|ShiftRight0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~101 , openmips0|ex0|ShiftRight0~101, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~102 , openmips0|ex0|ShiftLeft0~102, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~10 , openmips0|div0|result_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[2] , openmips0|div0|result_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~3 , openmips0|ex0|Mux12~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~4 , openmips0|ex0|Mux12~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~11 , openmips0|div0|result_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[34] , openmips0|div0|result_o[34], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~4 , openmips0|mem_wb0|wb_csr_reg_data~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[2] , openmips0|mem_wb0|wb_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~4 , openmips0|csr0|mtime~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[2] , openmips0|csr0|mtime[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~0 , openmips0|csr0|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[2]~feeder , openmips0|csr0|fcsr[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[2] , openmips0|csr0|fcsr[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[2]~feeder , openmips0|csr0|frm[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[2] , openmips0|csr0|frm[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[2] , openmips0|csr0|fflags[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~1 , openmips0|csr0|Selector131~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector131~2 , openmips0|csr0|Selector131~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[2] , openmips0|csr0|data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~6 , openmips0|ex0|moveres~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector252~0 , openmips0|ex0|Selector252~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector252~1 , openmips0|ex0|Selector252~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[2] , openmips0|ex0|csr_reg_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~4 , openmips0|ex_mem0|mem_csr_reg_data~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[2] , openmips0|ex_mem0|mem_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~7 , openmips0|ex0|moveres~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[2] , openmips0|ex0|moveres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~0 , openmips0|ex0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~1 , openmips0|ex0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[2] , openmips0|ex0|logicout[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~5 , openmips0|ex0|Mux12~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~6 , openmips0|ex0|Mux12~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~7 , openmips0|ex0|Mux12~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~6 , openmips0|id_ex0|ex_link_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~7 , openmips0|id_ex0|ex_link_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[2] , openmips0|id_ex0|ex_link_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~2 , openmips0|ex0|Mux12~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~8 , openmips0|ex0|Mux12~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~0 , openmips0|ex0|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~1 , openmips0|ex0|Mux12~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12 , openmips0|ex0|Mux12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[2] , openmips0|ex0|wdata_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~27 , openmips0|id0|reg1_o[2]~27, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1056 , openmips0|regfile1|regs~1056, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~28 , openmips0|id0|reg1_o[2]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~29 , openmips0|id0|reg1_o[2]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~30 , openmips0|id0|reg1_o[2]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~31 , openmips0|id0|reg1_o[2]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~133 , openmips0|id0|reg1_o[2]~133, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~32 , openmips0|id0|reg1_o[2]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~134 , openmips0|id0|reg1_o[2]~134, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2] , openmips0|id0|reg1_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~4 , openmips0|id_ex0|ex_reg1~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[2] , openmips0|id_ex0|ex_reg1[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~72 , openmips0|ex0|Add1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[2] , openmips0|ex_mem0|mem_mem_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~9 , openmips0|dwishbone_bus_if|wishbone_addr_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2] , openmips0|dwishbone_bus_if|wishbone_addr_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux29~0 , wb_conmax_top0|s1|Mux29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[2] , uart_top0|wb_interface|wb_adr_is[2], openmips_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal1~0 , uart_top0|dbg|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~3 , uart_top0|wb_interface|Mux31~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~5 , uart_top0|wb_interface|Mux31~5, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~4 , uart_top0|wb_interface|Mux31~4, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[0] , uart_top0|wb_interface|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux67~0 , wb_conmax_top0|s2|Mux67~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~feeder , gpio_top0|rgpio_out[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0] , gpio_top0|rgpio_out[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~2 , gpio_top0|wb_dat_o[0]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~1 , gpio_top0|wb_dat_o[0]~1, openmips_min_sopc, 1
instance = comp, \gpio_i[0]~input , gpio_i[0]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0]~feeder , gpio_top0|sync[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0] , gpio_top0|sync[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[0] , gpio_top0|ext_pad_s[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[0] , gpio_top0|rgpio_in[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0] , gpio_top0|rgpio_oe[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0] , gpio_top0|rgpio_ptrig[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~9 , gpio_top0|rgpio_ints~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0] , gpio_top0|rgpio_inte[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~10 , gpio_top0|rgpio_ints~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~51 , gpio_top0|rgpio_ints~51, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[0] , gpio_top0|rgpio_ints[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~0 , gpio_top0|Mux31~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~1 , gpio_top0|Mux31~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~2 , gpio_top0|Mux31~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~3 , gpio_top0|Mux31~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0] , gpio_top0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~1 , wb_conmax_top0|m0|Mux31~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0]~feeder , wb_conmax_top0|rf|conf3[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0] , wb_conmax_top0|rf|conf3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0]~feeder , wb_conmax_top0|rf|conf1[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0] , wb_conmax_top0|rf|conf1[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[0] , wb_conmax_top0|rf|conf0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~26 , wb_conmax_top0|rf|rf_dout~26, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~27 , wb_conmax_top0|rf|rf_dout~27, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0]~feeder , wb_conmax_top0|rf|conf10[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0] , wb_conmax_top0|rf|conf10[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[0] , wb_conmax_top0|rf|conf11[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0]~feeder , wb_conmax_top0|rf|conf9[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0] , wb_conmax_top0|rf|conf9[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[0] , wb_conmax_top0|rf|conf8[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~24 , wb_conmax_top0|rf|rf_dout~24, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~25 , wb_conmax_top0|rf|rf_dout~25, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~28 , wb_conmax_top0|rf|rf_dout~28, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0]~feeder , wb_conmax_top0|rf|conf5[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0] , wb_conmax_top0|rf|conf5[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[0] , wb_conmax_top0|rf|conf7[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0]~feeder , wb_conmax_top0|rf|conf6[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0] , wb_conmax_top0|rf|conf6[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[0] , wb_conmax_top0|rf|conf4[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~22 , wb_conmax_top0|rf|rf_dout~22, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~23 , wb_conmax_top0|rf|rf_dout~23, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[0] , wb_conmax_top0|rf|conf12[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0] , wb_conmax_top0|rf|conf14[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~29 , wb_conmax_top0|rf|rf_dout~29, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[0] , wb_conmax_top0|rf|conf13[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~30 , wb_conmax_top0|rf|rf_dout~30, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~31 , wb_conmax_top0|rf|rf_dout~31, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~32 , wb_conmax_top0|rf|rf_dout~32, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[0] , wb_conmax_top0|rf|rf_dout[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~2 , wb_conmax_top0|m0|Mux31~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~37 , openmips0|dwishbone_bus_if|rd_buf~37, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0] , openmips0|dwishbone_bus_if|rd_buf[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector0~0 , openmips0|dwishbone_bus_if|Selector0~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[0] , openmips0|dwishbone_bus_if|cpu_data_o[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~1 , uart_top0|wb_interface|Mux15~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~2 , uart_top0|wb_interface|Mux15~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[16] , uart_top0|wb_interface|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux51~0 , wb_conmax_top0|s2|Mux51~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[16] , gpio_top0|rgpio_ints[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16]~feeder , gpio_top0|rgpio_inte[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16] , gpio_top0|rgpio_inte[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[16] , gpio_top0|rgpio_ptrig[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16] , gpio_top0|rgpio_out[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16] , gpio_top0|rgpio_oe[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~0 , gpio_top0|Mux15~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~1 , gpio_top0|Mux15~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~2 , gpio_top0|Mux15~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[16] , gpio_top0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~0 , wb_conmax_top0|m0|Mux15~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~53 , openmips0|dwishbone_bus_if|rd_buf~53, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[16] , openmips0|dwishbone_bus_if|rd_buf[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector123~0 , openmips0|dwishbone_bus_if|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[16] , openmips0|dwishbone_bus_if|cpu_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~11 , openmips0|mem0|wdata_o[0]~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector15~0 , openmips0|mem0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~12 , openmips0|mem0|wdata_o[0]~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~13 , openmips0|mem0|wdata_o[0]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~1 , openmips0|ex0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~3 , openmips0|ex0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~5 , openmips0|ex0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~7 , openmips0|ex0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~9 , openmips0|ex0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~11 , openmips0|ex0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~13 , openmips0|ex0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~15 , openmips0|ex0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~17 , openmips0|ex0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~19 , openmips0|ex0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~21 , openmips0|ex0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~23 , openmips0|ex0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~25 , openmips0|ex0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~27 , openmips0|ex0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~29 , openmips0|ex0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~31 , openmips0|ex0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~33 , openmips0|ex0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~35 , openmips0|ex0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~37 , openmips0|ex0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~39 , openmips0|ex0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~41 , openmips0|ex0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~43 , openmips0|ex0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~45 , openmips0|ex0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~47 , openmips0|ex0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~49 , openmips0|ex0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~51 , openmips0|ex0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~53 , openmips0|ex0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~55 , openmips0|ex0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~57 , openmips0|ex0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~59 , openmips0|ex0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~61 , openmips0|ex0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~62 , openmips0|ex0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~2 , openmips0|ex0|Add4|auto_generated|_~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[31]~62 , openmips0|ex0|Add4|auto_generated|result_int[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[32]~64 , openmips0|ex0|Add4|auto_generated|result_int[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~0 , openmips0|ex0|Selector190~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~1 , openmips0|ex0|Selector190~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~2 , openmips0|ex0|Selector190~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~3 , openmips0|ex0|Selector190~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~4 , openmips0|ex0|Selector190~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[0] , openmips0|ex0|arithmeticres[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~1 , openmips0|id_ex0|ex_link_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[0] , openmips0|id_ex0|ex_link_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~2 , openmips0|ex0|Mux14~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~0 , openmips0|ex0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~1 , openmips0|ex0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[0] , openmips0|ex0|logicout[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~1 , openmips0|mem_wb0|wb_csr_reg_data~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[0] , openmips0|mem_wb0|wb_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[0] , openmips0|csr0|fflags[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[0] , openmips0|csr0|fcsr[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~1 , openmips0|csr0|Selector101~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[0] , openmips0|csr0|frm[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~0 , openmips0|csr0|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~1 , openmips0|csr0|mtime~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[0] , openmips0|csr0|mtime[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector101~2 , openmips0|csr0|Selector101~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[0] , openmips0|csr0|data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~2 , openmips0|ex0|moveres~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector323~0 , openmips0|ex0|Selector323~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector323~1 , openmips0|ex0|Selector323~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[0] , openmips0|ex0|csr_reg_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~1 , openmips0|ex_mem0|mem_csr_reg_data~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[0] , openmips0|ex_mem0|mem_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~3 , openmips0|ex0|moveres~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[0] , openmips0|ex0|moveres[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~5 , openmips0|ex0|Mux14~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~5 , openmips0|div0|result_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[32] , openmips0|div0|result_o[32], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~40 , openmips0|ex0|ShiftRight0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~3 , openmips0|ex0|Mux31~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~42 , openmips0|ex0|ShiftRight0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~43 , openmips0|ex0|ShiftRight0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~45 , openmips0|ex0|ShiftRight0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~46 , openmips0|ex0|ShiftRight0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~47 , openmips0|ex0|ShiftRight0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~52 , openmips0|ex0|ShiftRight0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~59 , openmips0|ex0|ShiftRight0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~5 , openmips0|ex0|ShiftLeft0~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~4 , openmips0|div0|result_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[0] , openmips0|div0|result_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~3 , openmips0|ex0|Mux14~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~4 , openmips0|ex0|Mux14~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~6 , openmips0|ex0|Mux14~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~7 , openmips0|ex0|Mux14~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~8 , openmips0|ex0|Mux14~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~0 , openmips0|ex0|Mux14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~1 , openmips0|ex0|Mux14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14 , openmips0|ex0|Mux14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[0] , openmips0|ex0|wdata_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~1 , openmips0|ex_mem0|mem_wdata~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[0] , openmips0|ex_mem0|mem_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~14 , openmips0|mem0|wdata_o[0]~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~11 , openmips0|mem_wb0|wb_wdata~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[0] , openmips0|mem_wb0|wb_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~64 , openmips0|regfile1|regs~64, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~32 , openmips0|regfile1|regs~32, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1130 , openmips0|regfile1|regs~1130, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~96 , openmips0|regfile1|regs~96, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1131 , openmips0|regfile1|regs~1131, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~768 , openmips0|regfile1|regs~768, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~832feeder , openmips0|regfile1|regs~832feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~832 , openmips0|regfile1|regs~832, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1128 , openmips0|regfile1|regs~1128, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~800feeder , openmips0|regfile1|regs~800feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~800 , openmips0|regfile1|regs~800, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~864 , openmips0|regfile1|regs~864, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1129 , openmips0|regfile1|regs~1129, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1132 , openmips0|regfile1|regs~1132, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~37 , openmips0|id0|reg2_o[0]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~38 , openmips0|id0|reg2_o[0]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~39 , openmips0|id0|reg2_o[0]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0] , openmips0|id0|reg2_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~8 , openmips0|id_ex0|ex_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[0] , openmips0|id_ex0|ex_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~6 , openmips0|ex0|ShiftRight0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~2 , openmips0|ex0|ShiftLeft1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~3 , openmips0|ex0|ShiftLeft1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~23 , openmips0|ex0|ShiftRight0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~24 , openmips0|ex0|ShiftRight0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~25 , openmips0|ex0|ShiftRight0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~21 , openmips0|ex0|ShiftRight0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~22 , openmips0|ex0|ShiftRight0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~26 , openmips0|ex0|ShiftRight0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~27 , openmips0|ex0|ShiftRight0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~33 , openmips0|ex0|ShiftRight0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~34 , openmips0|ex0|ShiftRight0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~13 , openmips0|ex0|ShiftRight0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~19 , openmips0|ex0|ShiftRight0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~20 , openmips0|ex0|ShiftRight0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~35 , openmips0|ex0|ShiftRight0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~101 , openmips0|ex0|ShiftLeft0~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~1 , openmips0|div0|result_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[1] , openmips0|div0|result_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~3 , openmips0|ex0|Mux13~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~4 , openmips0|ex0|Mux13~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~0 , openmips0|mem_wb0|wb_csr_reg_data~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[1] , openmips0|mem_wb0|wb_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[1] , openmips0|csr0|fcsr[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~0 , openmips0|csr0|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[1] , openmips0|csr0|frm[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[1] , openmips0|csr0|fflags[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~1 , openmips0|csr0|Selector132~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~0 , openmips0|csr0|mstatus~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[1] , openmips0|csr0|mtime[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector132~2 , openmips0|csr0|Selector132~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[1] , openmips0|csr0|data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~0 , openmips0|ex0|moveres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector253~0 , openmips0|ex0|Selector253~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector253~1 , openmips0|ex0|Selector253~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[1] , openmips0|ex0|csr_reg_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~0 , openmips0|ex_mem0|mem_csr_reg_data~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[1] , openmips0|ex_mem0|mem_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~1 , openmips0|ex0|moveres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[1] , openmips0|ex0|moveres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~0 , openmips0|ex0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~1 , openmips0|ex0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[1] , openmips0|ex0|logicout[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~5 , openmips0|ex0|Mux13~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~3 , openmips0|div0|result_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[33] , openmips0|div0|result_o[33], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~6 , openmips0|ex0|Mux13~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~7 , openmips0|ex0|Mux13~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~0 , openmips0|id_ex0|ex_link_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[1] , openmips0|id_ex0|ex_link_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~2 , openmips0|ex0|Mux13~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~8 , openmips0|ex0|Mux13~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~0 , openmips0|ex0|Mux13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~1 , openmips0|ex0|Mux13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector75~2 , openmips0|ex0|Selector75~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[1] , openmips0|ex0|arithmeticres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13 , openmips0|ex0|Mux13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[1] , openmips0|ex0|wdata_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~0 , openmips0|ex_mem0|mem_wdata~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[1] , openmips0|ex_mem0|mem_wdata[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux66~0 , wb_conmax_top0|s2|Mux66~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1] , gpio_top0|rgpio_ptrig[1], openmips_min_sopc, 1
instance = comp, \gpio_i[1]~input , gpio_i[1]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[1]~feeder , gpio_top0|sync[1]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[1] , gpio_top0|sync[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[1] , gpio_top0|ext_pad_s[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[1] , gpio_top0|rgpio_in[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[1] , gpio_top0|rgpio_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux58~0 , wb_conmax_top0|s2|Mux58~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[9] , gpio_top0|rgpio_inte[9], openmips_min_sopc, 1
instance = comp, \gpio_i[9]~input , gpio_i[9]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[9] , gpio_top0|sync[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[9] , gpio_top0|ext_pad_s[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9] , gpio_top0|rgpio_in[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[9] , gpio_top0|rgpio_ptrig[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~6 , gpio_top0|rgpio_ints~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~7 , gpio_top0|rgpio_ints~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~8 , gpio_top0|rgpio_ints~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[9] , gpio_top0|rgpio_ints[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux57~0 , wb_conmax_top0|s2|Mux57~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[10] , gpio_top0|rgpio_inte[10], openmips_min_sopc, 1
instance = comp, \gpio_i[10]~input , gpio_i[10]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[10] , gpio_top0|sync[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[10] , gpio_top0|ext_pad_s[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[10] , gpio_top0|rgpio_in[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[10] , gpio_top0|rgpio_ptrig[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~29 , gpio_top0|rgpio_ints~29, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~30 , gpio_top0|rgpio_ints~30, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~31 , gpio_top0|rgpio_ints~31, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[10] , gpio_top0|rgpio_ints[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~6 , gpio_top0|WideOr0~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux52~0 , wb_conmax_top0|s2|Mux52~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15] , gpio_top0|rgpio_inte[15], openmips_min_sopc, 1
instance = comp, \gpio_i[15]~input , gpio_i[15]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[15] , gpio_top0|sync[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[15] , gpio_top0|ext_pad_s[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15]~feeder , gpio_top0|rgpio_in[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15] , gpio_top0|rgpio_in[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15]~feeder , gpio_top0|rgpio_ptrig[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15] , gpio_top0|rgpio_ptrig[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~32 , gpio_top0|rgpio_ints~32, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~33 , gpio_top0|rgpio_ints~33, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~34 , gpio_top0|rgpio_ints~34, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[15] , gpio_top0|rgpio_ints[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~5 , gpio_top0|WideOr0~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~7 , gpio_top0|WideOr0~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux47~0 , wb_conmax_top0|s2|Mux47~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20] , gpio_top0|rgpio_ints[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~2 , gpio_top0|WideOr0~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux41~0 , wb_conmax_top0|s2|Mux41~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26]~feeder , gpio_top0|rgpio_ints[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26] , gpio_top0|rgpio_ints[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux43~0 , wb_conmax_top0|s2|Mux43~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[24] , gpio_top0|rgpio_ints[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux42~0 , wb_conmax_top0|s2|Mux42~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25]~feeder , gpio_top0|rgpio_ints[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25] , gpio_top0|rgpio_ints[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~1 , gpio_top0|WideOr0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux36~0 , wb_conmax_top0|s2|Mux36~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31]~feeder , gpio_top0|rgpio_ints[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31] , gpio_top0|rgpio_ints[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~0 , gpio_top0|WideOr0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux50~0 , wb_conmax_top0|s2|Mux50~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17]~feeder , gpio_top0|rgpio_ints[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17] , gpio_top0|rgpio_ints[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~3 , gpio_top0|WideOr0~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~4 , gpio_top0|WideOr0~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux63~0 , wb_conmax_top0|s2|Mux63~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[4] , gpio_top0|rgpio_inte[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[4] , gpio_top0|rgpio_ptrig[4], openmips_min_sopc, 1
instance = comp, \gpio_i[4]~input , gpio_i[4]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[4] , gpio_top0|sync[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[4] , gpio_top0|ext_pad_s[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[4]~feeder , gpio_top0|rgpio_in[4]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[4] , gpio_top0|rgpio_in[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~14 , gpio_top0|rgpio_ints~14, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~15 , gpio_top0|rgpio_ints~15, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~16 , gpio_top0|rgpio_ints~16, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[4] , gpio_top0|rgpio_ints[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux62~0 , wb_conmax_top0|s2|Mux62~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[5] , gpio_top0|rgpio_ptrig[5], openmips_min_sopc, 1
instance = comp, \gpio_i[5]~input , gpio_i[5]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[5] , gpio_top0|sync[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[5] , gpio_top0|ext_pad_s[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[5] , gpio_top0|rgpio_in[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~47 , gpio_top0|rgpio_ints~47, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[5] , gpio_top0|rgpio_inte[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~48 , gpio_top0|rgpio_ints~48, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~49 , gpio_top0|rgpio_ints~49, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[5] , gpio_top0|rgpio_ints[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~8 , gpio_top0|WideOr0~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux64~0 , wb_conmax_top0|s2|Mux64~0, openmips_min_sopc, 1
instance = comp, \gpio_i[3]~input , gpio_i[3]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3]~feeder , gpio_top0|sync[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3] , gpio_top0|sync[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3] , gpio_top0|ext_pad_s[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[3] , gpio_top0|rgpio_ptrig[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~20 , gpio_top0|rgpio_ints~20, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[3] , gpio_top0|rgpio_in[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[3] , gpio_top0|rgpio_inte[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~21 , gpio_top0|rgpio_ints~21, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~22 , gpio_top0|rgpio_ints~22, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[3] , gpio_top0|rgpio_ints[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux65~0 , wb_conmax_top0|s2|Mux65~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[2] , gpio_top0|rgpio_inte[2], openmips_min_sopc, 1
instance = comp, \gpio_i[2]~input , gpio_i[2]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[2] , gpio_top0|sync[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[2] , gpio_top0|ext_pad_s[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[2] , gpio_top0|rgpio_in[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[2] , gpio_top0|rgpio_ptrig[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~26 , gpio_top0|rgpio_ints~26, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~27 , gpio_top0|rgpio_ints~27, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~28 , gpio_top0|rgpio_ints~28, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[2] , gpio_top0|rgpio_ints[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[1] , gpio_top0|rgpio_inte[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~4 , gpio_top0|rgpio_ints~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~5 , gpio_top0|rgpio_ints~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~50 , gpio_top0|rgpio_ints~50, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[1] , gpio_top0|rgpio_ints[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~9 , gpio_top0|WideOr0~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0 , gpio_top0|WideOr0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_inta_o , gpio_top0|wb_inta_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~4 , gpio_top0|rgpio_ctrl~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~5 , gpio_top0|rgpio_ctrl~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[1] , gpio_top0|rgpio_ctrl[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[1] , gpio_top0|rgpio_oe[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~0 , gpio_top0|Mux30~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~1 , gpio_top0|Mux30~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~2 , gpio_top0|Mux30~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~3 , gpio_top0|Mux30~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[1] , gpio_top0|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~0 , uart_top0|wb_interface|Mux30~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[1] , uart_top0|regs|scratch[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~2 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~3 , uart_top0|regs|Mux6~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~4 , uart_top0|regs|Mux6~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~6 , uart_top0|regs|Mux6~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~7 , uart_top0|regs|Mux6~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~8 , uart_top0|regs|Mux6~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~9 , uart_top0|regs|Mux6~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~10 , uart_top0|regs|Mux6~10, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~1 , uart_top0|wb_interface|Mux30~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[1] , uart_top0|wb_interface|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~0 , wb_conmax_top0|m0|Mux30~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1]~feeder , wb_conmax_top0|rf|conf3[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1] , wb_conmax_top0|rf|conf3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[1] , wb_conmax_top0|rf|conf7[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~7 , wb_conmax_top0|rf|rf_dout~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1] , wb_conmax_top0|rf|conf11[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~8 , wb_conmax_top0|rf|rf_dout~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[1] , wb_conmax_top0|rf|conf1[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1] , wb_conmax_top0|rf|conf5[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~0 , wb_conmax_top0|rf|rf_dout~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1]~feeder , wb_conmax_top0|rf|conf13[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1] , wb_conmax_top0|rf|conf13[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[1] , wb_conmax_top0|rf|conf9[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~1 , wb_conmax_top0|rf|rf_dout~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[1]~feeder , wb_conmax_top0|rf|conf6[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[1] , wb_conmax_top0|rf|conf6[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[1] , wb_conmax_top0|rf|conf14[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1] , wb_conmax_top0|rf|conf10[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~2 , wb_conmax_top0|rf|rf_dout~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~3 , wb_conmax_top0|rf|rf_dout~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1]~feeder , wb_conmax_top0|rf|conf4[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1] , wb_conmax_top0|rf|conf4[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[1] , wb_conmax_top0|rf|conf12[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1]~feeder , wb_conmax_top0|rf|conf8[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1] , wb_conmax_top0|rf|conf8[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[1] , wb_conmax_top0|rf|conf0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~4 , wb_conmax_top0|rf|rf_dout~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~5 , wb_conmax_top0|rf|rf_dout~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~6 , wb_conmax_top0|rf|rf_dout~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~9 , wb_conmax_top0|rf|rf_dout~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~10 , wb_conmax_top0|rf|rf_dout~10, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[1] , wb_conmax_top0|rf|rf_dout[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~1 , wb_conmax_top0|m0|Mux30~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~34 , openmips0|dwishbone_bus_if|rd_buf~34, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[1] , openmips0|dwishbone_bus_if|rd_buf[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector138~0 , openmips0|dwishbone_bus_if|Selector138~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[1] , openmips0|dwishbone_bus_if|cpu_data_o[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~0 , uart_top0|wb_interface|Mux14~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~1 , uart_top0|wb_interface|Mux14~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[17] , uart_top0|wb_interface|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[17] , gpio_top0|rgpio_oe[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17]~feeder , gpio_top0|rgpio_out[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17] , gpio_top0|rgpio_out[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~0 , gpio_top0|Mux14~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[17] , gpio_top0|rgpio_inte[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17] , gpio_top0|rgpio_ptrig[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~1 , gpio_top0|Mux14~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~2 , gpio_top0|Mux14~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17] , gpio_top0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~0 , wb_conmax_top0|m0|Mux14~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~51 , openmips0|dwishbone_bus_if|rd_buf~51, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[17] , openmips0|dwishbone_bus_if|rd_buf[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector122~0 , openmips0|dwishbone_bus_if|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[17] , openmips0|dwishbone_bus_if|cpu_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector14~0 , openmips0|mem0|Selector14~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~0 , uart_top0|wb_interface|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[25] , uart_top0|wb_interface|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25] , gpio_top0|rgpio_oe[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25]~feeder , gpio_top0|rgpio_out[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25] , gpio_top0|rgpio_out[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~0 , gpio_top0|Mux6~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25] , gpio_top0|rgpio_ptrig[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25]~feeder , gpio_top0|rgpio_inte[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25] , gpio_top0|rgpio_inte[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~1 , gpio_top0|Mux6~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~2 , gpio_top0|Mux6~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[25] , gpio_top0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~0 , wb_conmax_top0|m0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~52 , openmips0|dwishbone_bus_if|rd_buf~52, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[25] , openmips0|dwishbone_bus_if|rd_buf[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector114~0 , openmips0|dwishbone_bus_if|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[25] , openmips0|dwishbone_bus_if|cpu_data_o[25], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~0 , uart_top0|wb_interface|Mux22~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~1 , uart_top0|wb_interface|Mux22~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[9] , uart_top0|wb_interface|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~0 , gpio_top0|Mux22~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[9] , gpio_top0|rgpio_oe[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9]~feeder , gpio_top0|rgpio_out[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9] , gpio_top0|rgpio_out[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~1 , gpio_top0|Mux22~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~2 , gpio_top0|Mux22~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~3 , gpio_top0|Mux22~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[9] , gpio_top0|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~0 , wb_conmax_top0|m0|Mux22~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux58~0 , wb_conmax_top0|s15|Mux58~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9]~feeder , wb_conmax_top0|rf|conf7[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9] , wb_conmax_top0|rf|conf7[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9]~feeder , wb_conmax_top0|rf|conf5[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9] , wb_conmax_top0|rf|conf5[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9]~feeder , wb_conmax_top0|rf|conf6[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9] , wb_conmax_top0|rf|conf6[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9] , wb_conmax_top0|rf|conf4[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~11 , wb_conmax_top0|rf|rf_dout~11, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~12 , wb_conmax_top0|rf|rf_dout~12, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[9] , wb_conmax_top0|rf|conf15[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9] , wb_conmax_top0|rf|conf13[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9]~feeder , wb_conmax_top0|rf|conf14[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9] , wb_conmax_top0|rf|conf14[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[9] , wb_conmax_top0|rf|conf12[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~18 , wb_conmax_top0|rf|rf_dout~18, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~19 , wb_conmax_top0|rf|rf_dout~19, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9]~feeder , wb_conmax_top0|rf|conf1[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9] , wb_conmax_top0|rf|conf1[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[9] , wb_conmax_top0|rf|conf0[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~15 , wb_conmax_top0|rf|rf_dout~15, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[9]~feeder , wb_conmax_top0|rf|conf3[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[9] , wb_conmax_top0|rf|conf3[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9]~feeder , wb_conmax_top0|rf|conf2[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9] , wb_conmax_top0|rf|conf2[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~16 , wb_conmax_top0|rf|rf_dout~16, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9]~feeder , wb_conmax_top0|rf|conf10[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9] , wb_conmax_top0|rf|conf10[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[9] , wb_conmax_top0|rf|conf11[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9]~feeder , wb_conmax_top0|rf|conf9[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9] , wb_conmax_top0|rf|conf9[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9] , wb_conmax_top0|rf|conf8[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~13 , wb_conmax_top0|rf|rf_dout~13, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~14 , wb_conmax_top0|rf|rf_dout~14, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~17 , wb_conmax_top0|rf|rf_dout~17, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~20 , wb_conmax_top0|rf|rf_dout~20, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~21 , wb_conmax_top0|rf|rf_dout~21, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[9] , wb_conmax_top0|rf|rf_dout[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~1 , wb_conmax_top0|m0|Mux22~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~36 , openmips0|dwishbone_bus_if|rd_buf~36, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[9] , openmips0|dwishbone_bus_if|rd_buf[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector130~0 , openmips0|dwishbone_bus_if|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[9] , openmips0|dwishbone_bus_if|cpu_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~4 , openmips0|mem0|wdata_o[1]~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~5 , openmips0|mem0|wdata_o[1]~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~9 , openmips0|mem0|wdata_o[1]~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~10 , openmips0|mem0|wdata_o[1]~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~5 , openmips0|mem_wb0|wb_wdata~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[1] , openmips0|mem_wb0|wb_wdata[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~97 , openmips0|regfile1|regs~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1048 , openmips0|regfile1|regs~1048, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1049 , openmips0|regfile1|regs~1049, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~16 , openmips0|regfile1|rdata1[1]~16, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~17 , openmips0|regfile1|rdata1[1]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~19 , openmips0|id0|reg1_o[1]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~20 , openmips0|id0|reg1_o[1]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~129 , openmips0|id0|reg1_o[1]~129, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1] , openmips0|id0|reg1_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~0 , openmips0|id_ex0|ex_reg1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[1] , openmips0|id_ex0|ex_reg1[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~6 , openmips0|ex0|Mux9~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~7 , openmips0|ex0|Mux9~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector71~2 , openmips0|ex0|Selector71~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[5] , openmips0|ex0|arithmeticres[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~54 , openmips0|id_ex0|ex_link_address~54, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~55 , openmips0|id_ex0|ex_link_address~55, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[5] , openmips0|id_ex0|ex_link_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~14 , openmips0|ex0|Mux9~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~31 , openmips0|ex0|ShiftLeft1~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~58 , openmips0|div0|result_o~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[5] , openmips0|div0|result_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~8 , openmips0|ex0|Mux9~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~139 , openmips0|ex0|ShiftRight0~139, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~140 , openmips0|ex0|ShiftRight0~140, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~9 , openmips0|ex0|Mux9~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~28 , openmips0|mem_wb0|wb_csr_reg_data~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[5] , openmips0|mem_wb0|wb_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[5]~feeder , openmips0|csr0|frm[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[5] , openmips0|csr0|frm[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[5] , openmips0|csr0|fflags[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~1 , openmips0|csr0|Selector128~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[5] , openmips0|csr0|fcsr[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~27 , openmips0|csr0|mtime~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[5] , openmips0|csr0|mtime[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~0 , openmips0|csr0|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector128~2 , openmips0|csr0|Selector128~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[5] , openmips0|csr0|data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~52 , openmips0|ex0|moveres~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector249~0 , openmips0|ex0|Selector249~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector249~1 , openmips0|ex0|Selector249~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[5] , openmips0|ex0|csr_reg_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~28 , openmips0|ex_mem0|mem_csr_reg_data~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[5] , openmips0|ex_mem0|mem_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~53 , openmips0|ex0|moveres~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[5] , openmips0|ex0|moveres[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~0 , openmips0|ex0|Selector39~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~1 , openmips0|ex0|Selector39~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[5] , openmips0|ex0|logicout[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~10 , openmips0|ex0|Mux9~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~59 , openmips0|div0|result_o~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[37] , openmips0|div0|result_o[37], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~11 , openmips0|ex0|Mux9~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~12 , openmips0|ex0|Mux9~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9 , openmips0|ex0|Mux9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[5] , openmips0|ex0|wdata_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~28 , openmips0|ex_mem0|mem_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[5] , openmips0|ex_mem0|mem_wdata[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux62~0 , wb_conmax_top0|s15|Mux62~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[5]~feeder , wb_conmax_top0|rf|conf13[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[5] , wb_conmax_top0|rf|conf13[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5] , wb_conmax_top0|rf|conf9[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5]~feeder , wb_conmax_top0|rf|conf5[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5] , wb_conmax_top0|rf|conf5[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[5] , wb_conmax_top0|rf|conf1[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~165 , wb_conmax_top0|rf|rf_dout~165, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~166 , wb_conmax_top0|rf|rf_dout~166, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5]~feeder , wb_conmax_top0|rf|conf7[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5] , wb_conmax_top0|rf|conf7[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[5] , wb_conmax_top0|rf|conf3[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~172 , wb_conmax_top0|rf|rf_dout~172, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[5] , wb_conmax_top0|rf|conf15[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5] , wb_conmax_top0|rf|conf11[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~173 , wb_conmax_top0|rf|rf_dout~173, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5]~feeder , wb_conmax_top0|rf|conf4[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5] , wb_conmax_top0|rf|conf4[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[5] , wb_conmax_top0|rf|conf12[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5]~feeder , wb_conmax_top0|rf|conf8[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5] , wb_conmax_top0|rf|conf8[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[5] , wb_conmax_top0|rf|conf0[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~169 , wb_conmax_top0|rf|rf_dout~169, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~170 , wb_conmax_top0|rf|rf_dout~170, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5]~feeder , wb_conmax_top0|rf|conf6[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5] , wb_conmax_top0|rf|conf6[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[5] , wb_conmax_top0|rf|conf14[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5]~feeder , wb_conmax_top0|rf|conf10[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5] , wb_conmax_top0|rf|conf10[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[5] , wb_conmax_top0|rf|conf2[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~167 , wb_conmax_top0|rf|rf_dout~167, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~168 , wb_conmax_top0|rf|rf_dout~168, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~171 , wb_conmax_top0|rf|rf_dout~171, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~174 , wb_conmax_top0|rf|rf_dout~174, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~175 , wb_conmax_top0|rf|rf_dout~175, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[5] , wb_conmax_top0|rf|rf_dout[5], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~0 , uart_top0|wb_interface|Mux26~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~1 , uart_top0|wb_interface|Mux26~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~2 , uart_top0|wb_interface|Mux26~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[5] , uart_top0|wb_interface|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5]~feeder , gpio_top0|rgpio_out[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5] , gpio_top0|rgpio_out[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[5] , gpio_top0|rgpio_oe[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~0 , gpio_top0|Mux26~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~1 , gpio_top0|Mux26~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~2 , gpio_top0|Mux26~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~3 , gpio_top0|Mux26~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5] , gpio_top0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~0 , wb_conmax_top0|m0|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~1 , wb_conmax_top0|m0|Mux26~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~50 , openmips0|dwishbone_bus_if|rd_buf~50, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[5] , openmips0|dwishbone_bus_if|rd_buf[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector134~0 , openmips0|dwishbone_bus_if|Selector134~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[5] , openmips0|dwishbone_bus_if|cpu_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~79 , openmips0|mem0|wdata_o[5]~79, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector10~0 , openmips0|mem0|Selector10~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~80 , openmips0|mem0|wdata_o[5]~80, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~81 , openmips0|mem0|wdata_o[5]~81, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~82 , openmips0|mem0|wdata_o[5]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~117 , openmips0|id0|reg1_o[5]~117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1100 , openmips0|regfile1|regs~1100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1101 , openmips0|regfile1|regs~1101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~64 , openmips0|regfile1|rdata1[5]~64, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~65 , openmips0|regfile1|rdata1[5]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~118 , openmips0|id0|reg1_o[5]~118, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~119 , openmips0|id0|reg1_o[5]~119, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5] , openmips0|id0|reg1_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~28 , openmips0|id_ex0|ex_reg1~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[5] , openmips0|id_ex0|ex_reg1[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~73 , openmips0|ex0|Add1~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[5] , openmips0|ex_mem0|mem_mem_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~10 , openmips0|dwishbone_bus_if|wishbone_addr_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[5] , openmips0|dwishbone_bus_if|wishbone_addr_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26]~6 , gpio_top0|wb_dat_o[26]~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26]~7 , gpio_top0|wb_dat_o[26]~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[24] , gpio_top0|rgpio_inte[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24] , gpio_top0|rgpio_ptrig[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~feeder , gpio_top0|rgpio_out[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24] , gpio_top0|rgpio_out[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[24] , gpio_top0|rgpio_oe[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~0 , gpio_top0|Mux7~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~1 , gpio_top0|Mux7~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~2 , gpio_top0|Mux7~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[24] , gpio_top0|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux7~1 , uart_top0|wb_interface|Mux7~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[24] , uart_top0|wb_interface|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~0 , wb_conmax_top0|m0|Mux7~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~54 , openmips0|dwishbone_bus_if|rd_buf~54, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[24] , openmips0|dwishbone_bus_if|rd_buf[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector115~0 , openmips0|dwishbone_bus_if|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[24] , openmips0|dwishbone_bus_if|cpu_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~37 , openmips0|mem0|wdata_o[24]~37, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~38 , openmips0|mem0|wdata_o[24]~38, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~16 , openmips0|mem_wb0|wb_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[24] , openmips0|mem_wb0|wb_wdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~856feeder , openmips0|regfile1|regs~856feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~856 , openmips0|regfile1|regs~856, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~792 , openmips0|regfile1|regs~792, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1233 , openmips0|regfile1|regs~1233, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~888 , openmips0|regfile1|regs~888, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~824feeder , openmips0|regfile1|regs~824feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~824 , openmips0|regfile1|regs~824, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1234 , openmips0|regfile1|regs~1234, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~120 , openmips0|regfile1|regs~120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~88 , openmips0|regfile1|regs~88, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~56 , openmips0|regfile1|regs~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1235 , openmips0|regfile1|regs~1235, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1236 , openmips0|regfile1|regs~1236, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1237 , openmips0|regfile1|regs~1237, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~103 , openmips0|id0|reg2_o[24]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~104 , openmips0|id0|reg2_o[24]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~105 , openmips0|id0|reg2_o[24]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24] , openmips0|id0|reg2_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~26 , openmips0|id_ex0|ex_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[24] , openmips0|id_ex0|ex_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~9 , openmips0|ex0|Add4|auto_generated|_~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~10 , openmips0|ex0|Add4|auto_generated|_~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[24]~48 , openmips0|ex0|Add4|auto_generated|result_int[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[25]~50 , openmips0|ex0|Add4|auto_generated|result_int[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector52~2 , openmips0|ex0|Selector52~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[24] , openmips0|ex0|arithmeticres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~74 , openmips0|ex0|Mult0|auto_generated|op_1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~76 , openmips0|ex0|Mult0|auto_generated|op_1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~0 , openmips0|ex0|Mux24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~110 , openmips0|ex0|Add6~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~112 , openmips0|ex0|Add6~112, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~1 , openmips0|ex0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector230~0 , openmips0|ex0|Selector230~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector230~1 , openmips0|ex0|Selector230~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[24] , openmips0|ex0|csr_reg_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~9 , openmips0|ex_mem0|mem_csr_reg_data~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[24] , openmips0|ex_mem0|mem_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~9 , openmips0|mem_wb0|wb_csr_reg_data~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[24] , openmips0|mem_wb0|wb_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[24] , openmips0|csr0|fcsr[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~0 , openmips0|csr0|Selector109~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[24] , openmips0|csr0|fflags[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~9 , openmips0|csr0|mtime~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[24] , openmips0|csr0|mtime[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~1 , openmips0|csr0|Selector109~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[24] , openmips0|csr0|frm[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector109~2 , openmips0|csr0|Selector109~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[24] , openmips0|csr0|data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~16 , openmips0|ex0|moveres~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~17 , openmips0|ex0|moveres~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[24] , openmips0|ex0|moveres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~0 , openmips0|ex0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~1 , openmips0|ex0|Selector20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[24] , openmips0|ex0|logicout[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~7 , openmips0|ex0|Mux24~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~21 , openmips0|div0|result_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[56] , openmips0|div0|result_o[56], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~13 , openmips0|ex0|ShiftLeft1~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~104 , openmips0|ex0|ShiftRight0~104, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~20 , openmips0|div0|result_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[24] , openmips0|div0|result_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~17 , openmips0|ex0|ShiftLeft0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~18 , openmips0|ex0|ShiftLeft0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~19 , openmips0|ex0|ShiftLeft0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~23 , openmips0|ex0|ShiftLeft0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~79 , openmips0|ex0|ShiftLeft0~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~3 , openmips0|ex0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~26 , openmips0|ex0|ShiftLeft0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~4 , openmips0|ex0|Mux24~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~5 , openmips0|ex0|Mux24~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~6 , openmips0|ex0|Mux24~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~8 , openmips0|ex0|Mux24~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~9 , openmips0|ex0|Mux24~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~44 , openmips0|id0|Add3~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~16 , openmips0|id_ex0|ex_link_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~17 , openmips0|id_ex0|ex_link_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[24] , openmips0|id_ex0|ex_link_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~2 , openmips0|ex0|Mux24~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~10 , openmips0|ex0|Mux24~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24 , openmips0|ex0|Mux24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[24] , openmips0|ex0|wdata_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1065 , openmips0|regfile1|regs~1065, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1066 , openmips0|regfile1|regs~1066, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~32 , openmips0|regfile1|rdata1[24]~32, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~33 , openmips0|regfile1|rdata1[24]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~47 , openmips0|id0|reg1_o[24]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~48 , openmips0|id0|reg1_o[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~49 , openmips0|id0|reg1_o[24]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24] , openmips0|id0|reg1_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~9 , openmips0|id_ex0|ex_reg1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[24] , openmips0|id_ex0|ex_reg1[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector117~0 , openmips0|ex0|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[24]~7 , openmips0|ex0|div_opdata1_o[24]~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~0 , openmips0|div0|Selector49~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~1 , openmips0|div0|Selector49~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[25] , openmips0|div0|dividend[25], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~18 , openmips0|div0|result_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[25] , openmips0|div0|result_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~77 , openmips0|ex0|ShiftLeft0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~78 , openmips0|ex0|ShiftLeft0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~73 , openmips0|ex0|ShiftLeft0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~74 , openmips0|ex0|ShiftLeft0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~72 , openmips0|ex0|ShiftLeft0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~11 , openmips0|ex0|Mux25~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~12 , openmips0|ex0|Mux25~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~13 , openmips0|ex0|Mux25~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~11 , openmips0|ex0|ShiftLeft1~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~12 , openmips0|ex0|ShiftLeft1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~102 , openmips0|ex0|ShiftRight0~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~14 , openmips0|ex0|Mux25~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~0 , openmips0|ex0|Selector19~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~1 , openmips0|ex0|Selector19~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[25] , openmips0|ex0|logicout[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~8 , openmips0|mem_wb0|wb_csr_reg_data~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[25] , openmips0|mem_wb0|wb_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[25] , openmips0|csr0|fflags[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[25] , openmips0|csr0|fcsr[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~0 , openmips0|csr0|Selector108~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[25] , openmips0|csr0|frm[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~8 , openmips0|csr0|mtime~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[25] , openmips0|csr0|mtime[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~1 , openmips0|csr0|Selector108~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector108~2 , openmips0|csr0|Selector108~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[25] , openmips0|csr0|data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~14 , openmips0|ex0|moveres~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector229~0 , openmips0|ex0|Selector229~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector229~1 , openmips0|ex0|Selector229~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[25] , openmips0|ex0|csr_reg_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~8 , openmips0|ex_mem0|mem_csr_reg_data~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[25] , openmips0|ex_mem0|mem_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~15 , openmips0|ex0|moveres~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[25] , openmips0|ex0|moveres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~15 , openmips0|ex0|Mux25~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~19 , openmips0|div0|result_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[57] , openmips0|div0|result_o[57], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~16 , openmips0|ex0|Mux25~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~17 , openmips0|ex0|Mux25~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~18 , openmips0|ex0|Mux25~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~78 , openmips0|ex0|Mult0|auto_generated|op_1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~8 , openmips0|ex0|Mux25~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~114 , openmips0|ex0|Add6~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~9 , openmips0|ex0|Mux25~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~8 , openmips0|ex0|Add4|auto_generated|_~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[26]~52 , openmips0|ex0|Add4|auto_generated|result_int[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector51~2 , openmips0|ex0|Selector51~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[25] , openmips0|ex0|arithmeticres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25 , openmips0|ex0|Mux25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[25] , openmips0|ex0|wdata_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~8 , openmips0|ex_mem0|mem_wdata~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[25] , openmips0|ex_mem0|mem_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~35 , openmips0|mem0|wdata_o[25]~35, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~36 , openmips0|mem0|wdata_o[25]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~43 , openmips0|id0|reg1_o[25]~43, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1063 , openmips0|regfile1|regs~1063, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1064 , openmips0|regfile1|regs~1064, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~30 , openmips0|regfile1|rdata1[25]~30, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~31 , openmips0|regfile1|rdata1[25]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~44 , openmips0|id0|reg1_o[25]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~45 , openmips0|id0|reg1_o[25]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25] , openmips0|id0|reg1_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~8 , openmips0|id_ex0|ex_reg1~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[25] , openmips0|id_ex0|ex_reg1[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[27]~54 , openmips0|ex0|Add4|auto_generated|result_int[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector50~2 , openmips0|ex0|Selector50~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[26] , openmips0|ex0|arithmeticres[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~48 , openmips0|id0|Add3~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~12 , openmips0|id_ex0|ex_link_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~13 , openmips0|id_ex0|ex_link_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[26] , openmips0|id_ex0|ex_link_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~2 , openmips0|ex0|Mux26~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~7 , openmips0|mem_wb0|wb_csr_reg_data~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[26] , openmips0|mem_wb0|wb_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[26]~feeder , openmips0|csr0|frm[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[26] , openmips0|csr0|frm[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[26] , openmips0|csr0|fflags[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~1 , openmips0|csr0|Selector107~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[26] , openmips0|csr0|fcsr[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~7 , openmips0|csr0|mtime~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[26] , openmips0|csr0|mtime[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~0 , openmips0|csr0|Selector107~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector107~2 , openmips0|csr0|Selector107~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[26] , openmips0|csr0|data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~12 , openmips0|ex0|moveres~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector228~0 , openmips0|ex0|Selector228~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector228~1 , openmips0|ex0|Selector228~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[26] , openmips0|ex0|csr_reg_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~7 , openmips0|ex_mem0|mem_csr_reg_data~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[26] , openmips0|ex_mem0|mem_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~13 , openmips0|ex0|moveres~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[26] , openmips0|ex0|moveres[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~0 , openmips0|ex0|Selector18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~1 , openmips0|ex0|Selector18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[26] , openmips0|ex0|logicout[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~7 , openmips0|ex0|Mux26~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~17 , openmips0|div0|result_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[58] , openmips0|div0|result_o[58], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~143 , openmips0|ex0|ShiftRight0~143, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~16 , openmips0|div0|result_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[26] , openmips0|div0|result_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~67 , openmips0|ex0|ShiftLeft0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~68 , openmips0|ex0|ShiftLeft0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~60 , openmips0|ex0|ShiftLeft0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~61 , openmips0|ex0|ShiftLeft0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~16 , openmips0|ex0|ShiftLeft0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~62 , openmips0|ex0|ShiftLeft0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~3 , openmips0|ex0|Mux26~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~4 , openmips0|ex0|Mux26~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~5 , openmips0|ex0|Mux26~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~9 , openmips0|ex0|ShiftLeft1~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~10 , openmips0|ex0|ShiftLeft1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~6 , openmips0|ex0|Mux26~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~8 , openmips0|ex0|Mux26~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~9 , openmips0|ex0|Mux26~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~10 , openmips0|ex0|Mux26~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~80 , openmips0|ex0|Mult0|auto_generated|op_1~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~116 , openmips0|ex0|Add6~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~0 , openmips0|ex0|Mux26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~1 , openmips0|ex0|Mux26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26 , openmips0|ex0|Mux26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[26] , openmips0|ex0|wdata_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~58feeder , openmips0|regfile1|regs~58feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~58 , openmips0|regfile1|regs~58, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~122 , openmips0|regfile1|regs~122, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~90 , openmips0|regfile1|regs~90, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1061 , openmips0|regfile1|regs~1061, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1062 , openmips0|regfile1|regs~1062, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~28 , openmips0|regfile1|rdata1[26]~28, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~29 , openmips0|regfile1|rdata1[26]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~40 , openmips0|id0|reg1_o[26]~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~41 , openmips0|id0|reg1_o[26]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~42 , openmips0|id0|reg1_o[26]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26] , openmips0|id0|reg1_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~7 , openmips0|id_ex0|ex_reg1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[26] , openmips0|id_ex0|ex_reg1[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~56 , openmips0|ex0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~58 , openmips0|ex0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~60 , openmips0|ex0|Add0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~67 , openmips0|ex0|Add1~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[30] , openmips0|ex_mem0|mem_mem_addr[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~6 , openmips0|dwishbone_bus_if|wishbone_addr_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[30] , openmips0|dwishbone_bus_if|wishbone_addr_o[30], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux5~0 , uart_top0|wb_interface|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[26] , uart_top0|wb_interface|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26] , gpio_top0|rgpio_out[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[26] , gpio_top0|rgpio_oe[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~0 , gpio_top0|Mux5~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26] , gpio_top0|rgpio_ptrig[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26]~feeder , gpio_top0|rgpio_inte[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26] , gpio_top0|rgpio_inte[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~1 , gpio_top0|Mux5~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~2 , gpio_top0|Mux5~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26] , gpio_top0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~0 , wb_conmax_top0|m0|Mux5~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~60 , openmips0|dwishbone_bus_if|rd_buf~60, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[26] , openmips0|dwishbone_bus_if|rd_buf[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector113~0 , openmips0|dwishbone_bus_if|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[26] , openmips0|dwishbone_bus_if|cpu_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~33 , openmips0|mem0|wdata_o[26]~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~7 , openmips0|ex_mem0|mem_wdata~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[26] , openmips0|ex_mem0|mem_wdata[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~34 , openmips0|mem0|wdata_o[26]~34, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~14 , openmips0|mem_wb0|wb_wdata~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[26] , openmips0|mem_wb0|wb_wdata[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~109 , openmips0|id0|reg2_o[26]~109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~826feeder , openmips0|regfile1|regs~826feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~826 , openmips0|regfile1|regs~826, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~890 , openmips0|regfile1|regs~890, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~858feeder , openmips0|regfile1|regs~858feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~858 , openmips0|regfile1|regs~858, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~794 , openmips0|regfile1|regs~794, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1243 , openmips0|regfile1|regs~1243, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1244 , openmips0|regfile1|regs~1244, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1245 , openmips0|regfile1|regs~1245, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1246 , openmips0|regfile1|regs~1246, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1247 , openmips0|regfile1|regs~1247, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~110 , openmips0|id0|reg2_o[26]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~111 , openmips0|id0|reg2_o[26]~111, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26] , openmips0|id0|reg2_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~28 , openmips0|id_ex0|ex_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[26] , openmips0|id_ex0|ex_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~7 , openmips0|ex0|Add4|auto_generated|_~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[28]~56 , openmips0|ex0|Add4|auto_generated|result_int[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector49~2 , openmips0|ex0|Selector49~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[27] , openmips0|ex0|arithmeticres[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~15 , openmips0|div0|result_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[59] , openmips0|div0|result_o[59], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~8 , openmips0|ex0|ShiftLeft1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~142 , openmips0|ex0|ShiftRight0~142, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~14 , openmips0|div0|result_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[27] , openmips0|div0|result_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~38 , openmips0|ex0|ShiftLeft0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~44 , openmips0|ex0|ShiftLeft0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~45 , openmips0|ex0|ShiftLeft0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~46 , openmips0|ex0|ShiftLeft0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~3 , openmips0|ex0|Mux27~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~4 , openmips0|ex0|Mux27~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~5 , openmips0|ex0|Mux27~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~6 , openmips0|ex0|Mux27~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector227~0 , openmips0|ex0|Selector227~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector227~1 , openmips0|ex0|Selector227~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[27] , openmips0|ex0|csr_reg_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~6 , openmips0|ex_mem0|mem_csr_reg_data~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[27] , openmips0|ex_mem0|mem_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~6 , openmips0|mem_wb0|wb_csr_reg_data~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[27] , openmips0|mem_wb0|wb_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[27] , openmips0|csr0|fcsr[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~6 , openmips0|csr0|mtime~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[27] , openmips0|csr0|mtime[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~0 , openmips0|csr0|Selector106~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[27] , openmips0|csr0|fflags[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[27]~feeder , openmips0|csr0|frm[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[27] , openmips0|csr0|frm[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~1 , openmips0|csr0|Selector106~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector106~2 , openmips0|csr0|Selector106~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[27] , openmips0|csr0|data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~10 , openmips0|ex0|moveres~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~11 , openmips0|ex0|moveres~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[27] , openmips0|ex0|moveres[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~0 , openmips0|ex0|Selector17~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~1 , openmips0|ex0|Selector17~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[27] , openmips0|ex0|logicout[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~7 , openmips0|ex0|Mux27~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~8 , openmips0|ex0|Mux27~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~9 , openmips0|ex0|Mux27~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~50 , openmips0|id0|Add3~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~10 , openmips0|id_ex0|ex_link_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~11 , openmips0|id_ex0|ex_link_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[27] , openmips0|id_ex0|ex_link_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~2 , openmips0|ex0|Mux27~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~10 , openmips0|ex0|Mux27~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~0 , openmips0|ex0|Mux27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~82 , openmips0|ex0|Mult0|auto_generated|op_1~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~118 , openmips0|ex0|Add6~118, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~1 , openmips0|ex0|Mux27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27 , openmips0|ex0|Mux27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[27] , openmips0|ex0|wdata_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~6 , openmips0|ex_mem0|mem_wdata~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[27] , openmips0|ex_mem0|mem_wdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~31 , openmips0|mem0|wdata_o[27]~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~32 , openmips0|mem0|wdata_o[27]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~37 , openmips0|id0|reg1_o[27]~37, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1059 , openmips0|regfile1|regs~1059, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1060 , openmips0|regfile1|regs~1060, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~26 , openmips0|regfile1|rdata1[27]~26, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~27 , openmips0|regfile1|rdata1[27]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~38 , openmips0|id0|reg1_o[27]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~39 , openmips0|id0|reg1_o[27]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27] , openmips0|id0|reg1_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~6 , openmips0|id_ex0|ex_reg1~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[27] , openmips0|id_ex0|ex_reg1[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~60 , openmips0|ex0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~63 , openmips0|ex0|Add1~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~68 , openmips0|ex0|Add1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~62 , openmips0|ex0|Add0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~70 , openmips0|ex0|Add1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[31] , openmips0|ex_mem0|mem_mem_addr[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~7 , openmips0|dwishbone_bus_if|wishbone_addr_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[31] , openmips0|dwishbone_bus_if|wishbone_addr_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack~0 , wb_conmax_top0|rf|rf_ack~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack , wb_conmax_top0|rf|rf_ack, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~2 , wb_conmax_top0|m0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0]~33 , openmips0|dwishbone_bus_if|rd_buf[0]~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux64~0 , wb_conmax_top0|s15|Mux64~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3] , wb_conmax_top0|rf|conf15[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[3] , wb_conmax_top0|rf|conf7[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3]~feeder , wb_conmax_top0|rf|conf11[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3] , wb_conmax_top0|rf|conf11[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[3] , wb_conmax_top0|rf|conf3[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~73 , wb_conmax_top0|rf|rf_dout~73, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~74 , wb_conmax_top0|rf|rf_dout~74, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3]~feeder , wb_conmax_top0|rf|conf14[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3] , wb_conmax_top0|rf|conf14[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[3] , wb_conmax_top0|rf|conf10[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3]~feeder , wb_conmax_top0|rf|conf6[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3] , wb_conmax_top0|rf|conf6[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[3] , wb_conmax_top0|rf|conf2[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~66 , wb_conmax_top0|rf|rf_dout~66, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~67 , wb_conmax_top0|rf|rf_dout~67, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3]~feeder , wb_conmax_top0|rf|conf5[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3] , wb_conmax_top0|rf|conf5[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[3] , wb_conmax_top0|rf|conf13[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3]~feeder , wb_conmax_top0|rf|conf9[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3] , wb_conmax_top0|rf|conf9[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3] , wb_conmax_top0|rf|conf1[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~68 , wb_conmax_top0|rf|rf_dout~68, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~69 , wb_conmax_top0|rf|rf_dout~69, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3]~feeder , wb_conmax_top0|rf|conf8[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3] , wb_conmax_top0|rf|conf8[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[3] , wb_conmax_top0|rf|conf12[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3]~feeder , wb_conmax_top0|rf|conf4[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3] , wb_conmax_top0|rf|conf4[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[3] , wb_conmax_top0|rf|conf0[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~70 , wb_conmax_top0|rf|rf_dout~70, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~71 , wb_conmax_top0|rf|rf_dout~71, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~72 , wb_conmax_top0|rf|rf_dout~72, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~75 , wb_conmax_top0|rf|rf_dout~75, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~76 , wb_conmax_top0|rf|rf_dout~76, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[3] , wb_conmax_top0|rf|rf_dout[3], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~0 , uart_top0|wb_interface|Mux28~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~1 , uart_top0|wb_interface|Mux28~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[3] , uart_top0|wb_interface|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~0 , gpio_top0|Mux28~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3]~feeder , gpio_top0|rgpio_out[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3] , gpio_top0|rgpio_out[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[3] , gpio_top0|rgpio_oe[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~1 , gpio_top0|Mux28~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~2 , gpio_top0|Mux28~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~3 , gpio_top0|Mux28~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3] , gpio_top0|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~0 , wb_conmax_top0|m0|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~1 , wb_conmax_top0|m0|Mux28~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~41 , openmips0|dwishbone_bus_if|rd_buf~41, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[3] , openmips0|dwishbone_bus_if|rd_buf[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector136~0 , openmips0|dwishbone_bus_if|Selector136~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[3] , openmips0|dwishbone_bus_if|cpu_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~20 , openmips0|mem0|wdata_o[3]~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector12~0 , openmips0|mem0|Selector12~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~21 , openmips0|mem0|wdata_o[3]~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~22 , openmips0|mem0|wdata_o[3]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~3 , openmips0|ex_mem0|mem_wdata~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[3] , openmips0|ex_mem0|mem_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~23 , openmips0|mem0|wdata_o[3]~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~3 , openmips0|mem_wb0|wb_wdata~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[3] , openmips0|mem_wb0|wb_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1140 , openmips0|regfile1|regs~1140, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1141 , openmips0|regfile1|regs~1141, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~803feeder , openmips0|regfile1|regs~803feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~803 , openmips0|regfile1|regs~803, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~867 , openmips0|regfile1|regs~867, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~835feeder , openmips0|regfile1|regs~835feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~835 , openmips0|regfile1|regs~835, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~771 , openmips0|regfile1|regs~771, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1138 , openmips0|regfile1|regs~1138, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1139 , openmips0|regfile1|regs~1139, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1142 , openmips0|regfile1|regs~1142, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~43 , openmips0|id0|reg2_o[3]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~44 , openmips0|id0|reg2_o[3]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~45 , openmips0|id0|reg2_o[3]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3] , openmips0|id0|reg2_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~11 , openmips0|id_ex0|ex_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[3] , openmips0|id_ex0|ex_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~0 , openmips0|ex0|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~1 , openmips0|ex0|Mux11~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~30 , openmips0|ex0|Add4|auto_generated|_~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[4]~8 , openmips0|ex0|Add4|auto_generated|result_int[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector73~2 , openmips0|ex0|Selector73~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[3] , openmips0|ex0|arithmeticres[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~4 , openmips0|id_ex0|ex_link_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~5 , openmips0|id_ex0|ex_link_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[3] , openmips0|id_ex0|ex_link_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~2 , openmips0|ex0|Mux11~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~9 , openmips0|div0|result_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[35] , openmips0|div0|result_o[35], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~0 , openmips0|ex0|Selector41~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~1 , openmips0|ex0|Selector41~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[3] , openmips0|ex0|logicout[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector251~0 , openmips0|ex0|Selector251~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector251~1 , openmips0|ex0|Selector251~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[3] , openmips0|ex0|csr_reg_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~3 , openmips0|ex_mem0|mem_csr_reg_data~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[3] , openmips0|ex_mem0|mem_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~3 , openmips0|mem_wb0|wb_csr_reg_data~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[3] , openmips0|mem_wb0|wb_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3] , openmips0|csr0|fcsr[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3] , openmips0|csr0|frm[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~0 , openmips0|csr0|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3] , openmips0|csr0|fflags[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~3 , openmips0|csr0|mtime~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[3] , openmips0|csr0|mtime[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~1 , openmips0|csr0|Selector130~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector130~2 , openmips0|csr0|Selector130~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[3] , openmips0|csr0|data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~0 , openmips0|ex0|csr_reg_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~1 , openmips0|ex0|csr_reg_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[3] , openmips0|ex0|moveres[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~5 , openmips0|ex0|Mux11~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~32 , openmips0|ex0|ShiftLeft1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~80 , openmips0|ex0|ShiftRight0~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~86 , openmips0|ex0|ShiftRight0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~87 , openmips0|ex0|ShiftRight0~87, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~8 , openmips0|div0|result_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[3] , openmips0|div0|result_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~3 , openmips0|ex0|Mux11~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~4 , openmips0|ex0|Mux11~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~6 , openmips0|ex0|Mux11~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~7 , openmips0|ex0|Mux11~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~8 , openmips0|ex0|Mux11~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11 , openmips0|ex0|Mux11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[3] , openmips0|ex0|wdata_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~25 , openmips0|id0|reg1_o[3]~25, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1054 , openmips0|regfile1|regs~1054, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1055 , openmips0|regfile1|regs~1055, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~22 , openmips0|regfile1|rdata1[3]~22, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~23 , openmips0|regfile1|rdata1[3]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~26 , openmips0|id0|reg1_o[3]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~132 , openmips0|id0|reg1_o[3]~132, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3] , openmips0|id0|reg1_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~3 , openmips0|id_ex0|ex_reg1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[3] , openmips0|id_ex0|ex_reg1[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector72~2 , openmips0|ex0|Selector72~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[4] , openmips0|ex0|arithmeticres[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~2 , openmips0|ex0|Mux10~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~3 , openmips0|ex0|Mux10~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~7 , openmips0|div0|result_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[36] , openmips0|div0|result_o[36], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~2 , openmips0|mem_wb0|wb_csr_reg_data~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[4] , openmips0|mem_wb0|wb_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[4] , openmips0|csr0|frm[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~1 , openmips0|csr0|Selector129~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~2 , openmips0|csr0|mtime~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[4] , openmips0|csr0|mtime[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[4] , openmips0|csr0|fcsr[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~0 , openmips0|csr0|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[4]~feeder , openmips0|csr0|fflags[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[4] , openmips0|csr0|fflags[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector129~2 , openmips0|csr0|Selector129~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[4] , openmips0|csr0|data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~4 , openmips0|ex0|moveres~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector250~0 , openmips0|ex0|Selector250~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector250~1 , openmips0|ex0|Selector250~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[4] , openmips0|ex0|csr_reg_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~2 , openmips0|ex_mem0|mem_csr_reg_data~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[4] , openmips0|ex_mem0|mem_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~5 , openmips0|ex0|moveres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[4] , openmips0|ex0|moveres[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~0 , openmips0|ex0|Selector40~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~1 , openmips0|ex0|Selector40~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[4] , openmips0|ex0|logicout[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~6 , openmips0|ex0|Mux10~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~4 , openmips0|ex0|ShiftLeft1~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~6 , openmips0|div0|result_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[4] , openmips0|div0|result_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~10 , openmips0|ex0|ShiftLeft0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~11 , openmips0|ex0|ShiftLeft0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~4 , openmips0|ex0|Mux10~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~64 , openmips0|ex0|ShiftRight0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~65 , openmips0|ex0|ShiftRight0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~63 , openmips0|ex0|ShiftRight0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~66 , openmips0|ex0|ShiftRight0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~5 , openmips0|ex0|Mux10~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~7 , openmips0|ex0|Mux10~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~2 , openmips0|id_ex0|ex_link_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~3 , openmips0|id_ex0|ex_link_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[4] , openmips0|id_ex0|ex_link_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~9 , openmips0|ex0|Mux10~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~8 , openmips0|ex0|Mux10~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10 , openmips0|ex0|Mux10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[4] , openmips0|ex0|wdata_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~2 , openmips0|ex_mem0|mem_wdata~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[4] , openmips0|ex_mem0|mem_wdata[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux63~0 , wb_conmax_top0|s15|Mux63~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[4] , wb_conmax_top0|rf|conf15[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4] , wb_conmax_top0|rf|conf13[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4]~feeder , wb_conmax_top0|rf|conf14[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4] , wb_conmax_top0|rf|conf14[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[4] , wb_conmax_top0|rf|conf12[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~51 , wb_conmax_top0|rf|rf_dout~51, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~52 , wb_conmax_top0|rf|rf_dout~52, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4]~feeder , wb_conmax_top0|rf|conf7[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4] , wb_conmax_top0|rf|conf7[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4] , wb_conmax_top0|rf|conf5[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4]~feeder , wb_conmax_top0|rf|conf6[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4] , wb_conmax_top0|rf|conf6[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[4] , wb_conmax_top0|rf|conf4[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~44 , wb_conmax_top0|rf|rf_dout~44, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~45 , wb_conmax_top0|rf|rf_dout~45, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4]~feeder , wb_conmax_top0|rf|conf9[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4] , wb_conmax_top0|rf|conf9[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[4] , wb_conmax_top0|rf|conf8[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~46 , wb_conmax_top0|rf|rf_dout~46, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4]~feeder , wb_conmax_top0|rf|conf11[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4] , wb_conmax_top0|rf|conf11[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4]~feeder , wb_conmax_top0|rf|conf10[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4] , wb_conmax_top0|rf|conf10[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~47 , wb_conmax_top0|rf|rf_dout~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4]~feeder , wb_conmax_top0|rf|conf2[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4] , wb_conmax_top0|rf|conf2[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[4] , wb_conmax_top0|rf|conf3[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4]~feeder , wb_conmax_top0|rf|conf1[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4] , wb_conmax_top0|rf|conf1[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[4] , wb_conmax_top0|rf|conf0[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~48 , wb_conmax_top0|rf|rf_dout~48, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~49 , wb_conmax_top0|rf|rf_dout~49, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~50 , wb_conmax_top0|rf|rf_dout~50, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~53 , wb_conmax_top0|rf|rf_dout~53, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~54 , wb_conmax_top0|rf|rf_dout~54, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[4] , wb_conmax_top0|rf|rf_dout[4], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~2 , uart_top0|wb_interface|Mux27~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~4 , uart_top0|wb_interface|Mux27~4, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~3 , uart_top0|wb_interface|Mux27~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[4] , uart_top0|wb_interface|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4]~feeder , gpio_top0|rgpio_out[4]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4] , gpio_top0|rgpio_out[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[4] , gpio_top0|rgpio_oe[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~0 , gpio_top0|Mux27~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~1 , gpio_top0|Mux27~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~2 , gpio_top0|Mux27~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~3 , gpio_top0|Mux27~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[4] , gpio_top0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~0 , wb_conmax_top0|m0|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~1 , wb_conmax_top0|m0|Mux27~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~39 , openmips0|dwishbone_bus_if|rd_buf~39, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[4] , openmips0|dwishbone_bus_if|rd_buf[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector135~0 , openmips0|dwishbone_bus_if|Selector135~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[4] , openmips0|dwishbone_bus_if|cpu_data_o[4], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~1 , uart_top0|wb_interface|Mux11~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~2 , uart_top0|wb_interface|Mux11~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~3 , uart_top0|wb_interface|Mux11~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[20] , uart_top0|wb_interface|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[20] , gpio_top0|rgpio_oe[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20]~feeder , gpio_top0|rgpio_out[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20] , gpio_top0|rgpio_out[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~0 , gpio_top0|Mux11~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20]~feeder , gpio_top0|rgpio_inte[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20] , gpio_top0|rgpio_inte[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[20] , gpio_top0|rgpio_ptrig[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~1 , gpio_top0|Mux11~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~2 , gpio_top0|Mux11~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20] , gpio_top0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~0 , wb_conmax_top0|m0|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~55 , openmips0|dwishbone_bus_if|rd_buf~55, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[20] , openmips0|dwishbone_bus_if|rd_buf[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector119~0 , openmips0|dwishbone_bus_if|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[20] , openmips0|dwishbone_bus_if|cpu_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~15 , openmips0|mem0|wdata_o[4]~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~16 , openmips0|mem0|wdata_o[4]~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector11~0 , openmips0|mem0|Selector11~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~17 , openmips0|mem0|wdata_o[4]~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~18 , openmips0|mem0|wdata_o[4]~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~19 , openmips0|mem0|wdata_o[4]~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~2 , openmips0|mem_wb0|wb_wdata~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[4] , openmips0|mem_wb0|wb_wdata[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~836 , openmips0|regfile1|regs~836, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~772 , openmips0|regfile1|regs~772, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1113 , openmips0|regfile1|regs~1113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~804 , openmips0|regfile1|regs~804, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~868 , openmips0|regfile1|regs~868, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1114 , openmips0|regfile1|regs~1114, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1115 , openmips0|regfile1|regs~1115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1116 , openmips0|regfile1|regs~1116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1117 , openmips0|regfile1|regs~1117, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~28 , openmips0|id0|reg2_o[4]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~29 , openmips0|id0|reg2_o[4]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~30 , openmips0|id0|reg2_o[4]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4] , openmips0|id0|reg2_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~1 , openmips0|id_ex0|ex_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[4] , openmips0|id_ex0|ex_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~12 , openmips0|ex0|shiftres~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~24 , openmips0|ex0|Mux29~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~6 , openmips0|ex0|Mux29~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~15 , openmips0|ex0|Mux29~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~100 , openmips0|ex0|ShiftLeft0~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~13 , openmips0|ex0|Mux29~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~14 , openmips0|ex0|Mux29~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~16 , openmips0|ex0|Mux29~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~18 , openmips0|ex0|Mux29~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~62 , openmips0|div0|result_o~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[61] , openmips0|div0|result_o[61], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~63 , openmips0|div0|result_o~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[29] , openmips0|div0|result_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~19 , openmips0|ex0|Mux29~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~52 , openmips0|id0|Add3~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~54 , openmips0|id0|Add3~54, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~58 , openmips0|id_ex0|ex_link_address~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~59 , openmips0|id_ex0|ex_link_address~59, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[29] , openmips0|id_ex0|ex_link_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~12 , openmips0|ex0|Mux29~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~20 , openmips0|ex0|Mux29~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~5 , openmips0|ex0|Add4|auto_generated|_~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[29]~58 , openmips0|ex0|Add4|auto_generated|result_int[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[30]~60 , openmips0|ex0|Add4|auto_generated|result_int[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector47~2 , openmips0|ex0|Selector47~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[29] , openmips0|ex0|arithmeticres[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~10 , openmips0|ex0|Mux29~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~84 , openmips0|ex0|Mult0|auto_generated|op_1~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~86 , openmips0|ex0|Mult0|auto_generated|op_1~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~120 , openmips0|ex0|Add6~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~122 , openmips0|ex0|Add6~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~11 , openmips0|ex0|Mux29~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~21 , openmips0|ex0|Mux29~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector225~0 , openmips0|ex0|Selector225~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector225~1 , openmips0|ex0|Selector225~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[29] , openmips0|ex0|csr_reg_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~30 , openmips0|ex_mem0|mem_csr_reg_data~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[29] , openmips0|ex_mem0|mem_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~30 , openmips0|mem_wb0|wb_csr_reg_data~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[29] , openmips0|mem_wb0|wb_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[29] , openmips0|csr0|fcsr[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~29 , openmips0|csr0|mtime~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[29] , openmips0|csr0|mtime[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~0 , openmips0|csr0|Selector104~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[29] , openmips0|csr0|fflags[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[29] , openmips0|csr0|frm[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~1 , openmips0|csr0|Selector104~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector104~2 , openmips0|csr0|Selector104~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[29] , openmips0|csr0|data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~56 , openmips0|ex0|moveres~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~57 , openmips0|ex0|moveres~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[29] , openmips0|ex0|moveres[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~22 , openmips0|ex0|Mux29~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[29] , openmips0|ex0|wdata_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~123 , openmips0|id0|reg1_o[29]~123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~93feeder , openmips0|regfile1|regs~93feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~93 , openmips0|regfile1|regs~93, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~125feeder , openmips0|regfile1|regs~125feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~125 , openmips0|regfile1|regs~125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~61feeder , openmips0|regfile1|regs~61feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~61 , openmips0|regfile1|regs~61, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1104 , openmips0|regfile1|regs~1104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1105 , openmips0|regfile1|regs~1105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~68 , openmips0|regfile1|rdata1[29]~68, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~69 , openmips0|regfile1|rdata1[29]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~124 , openmips0|id0|reg1_o[29]~124, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~125 , openmips0|id0|reg1_o[29]~125, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29] , openmips0|id0|reg1_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~30 , openmips0|id_ex0|ex_reg1~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[29] , openmips0|id_ex0|ex_reg1[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~71 , openmips0|ex0|Add1~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[29] , openmips0|ex_mem0|mem_mem_addr[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~8 , openmips0|dwishbone_bus_if|wishbone_addr_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[29] , openmips0|dwishbone_bus_if|wishbone_addr_o[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15]~feeder , gpio_top0|rgpio_out[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15] , gpio_top0|rgpio_out[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15] , gpio_top0|rgpio_oe[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~1 , gpio_top0|Mux16~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~2 , gpio_top0|Mux16~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~3 , gpio_top0|Mux16~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~4 , gpio_top0|Mux16~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15] , gpio_top0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~1 , uart_top0|wb_interface|Mux16~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~0 , uart_top0|wb_interface|Mux16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~2 , uart_top0|wb_interface|Mux16~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[15] , uart_top0|wb_interface|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~0 , wb_conmax_top0|m0|Mux16~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux52~0 , wb_conmax_top0|s15|Mux52~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15]~feeder , wb_conmax_top0|rf|conf9[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15] , wb_conmax_top0|rf|conf9[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15] , wb_conmax_top0|rf|conf8[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~112 , wb_conmax_top0|rf|rf_dout~112, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15]~feeder , wb_conmax_top0|rf|conf10[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15] , wb_conmax_top0|rf|conf10[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15] , wb_conmax_top0|rf|conf11[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~113 , wb_conmax_top0|rf|rf_dout~113, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15]~feeder , wb_conmax_top0|rf|conf2[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15] , wb_conmax_top0|rf|conf2[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[15] , wb_conmax_top0|rf|conf3[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15]~feeder , wb_conmax_top0|rf|conf1[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15] , wb_conmax_top0|rf|conf1[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[15] , wb_conmax_top0|rf|conf0[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~114 , wb_conmax_top0|rf|rf_dout~114, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~115 , wb_conmax_top0|rf|rf_dout~115, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~116 , wb_conmax_top0|rf|rf_dout~116, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15]~feeder , wb_conmax_top0|rf|conf6[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15] , wb_conmax_top0|rf|conf6[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15] , wb_conmax_top0|rf|conf4[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~110 , wb_conmax_top0|rf|rf_dout~110, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15] , wb_conmax_top0|rf|conf5[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15]~feeder , wb_conmax_top0|rf|conf7[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15] , wb_conmax_top0|rf|conf7[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~111 , wb_conmax_top0|rf|rf_dout~111, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[15] , wb_conmax_top0|rf|conf15[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15]~feeder , wb_conmax_top0|rf|conf14[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15] , wb_conmax_top0|rf|conf14[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[15] , wb_conmax_top0|rf|conf12[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~117 , wb_conmax_top0|rf|rf_dout~117, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15] , wb_conmax_top0|rf|conf13[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~118 , wb_conmax_top0|rf|rf_dout~118, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~119 , wb_conmax_top0|rf|rf_dout~119, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~120 , wb_conmax_top0|rf|rf_dout~120, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[15] , wb_conmax_top0|rf|rf_dout[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~1 , wb_conmax_top0|m0|Mux16~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~45 , openmips0|dwishbone_bus_if|rd_buf~45, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[15] , openmips0|dwishbone_bus_if|rd_buf[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector124~0 , openmips0|dwishbone_bus_if|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[15] , openmips0|dwishbone_bus_if|cpu_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~18 , openmips0|ex_mem0|mem_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[15] , openmips0|ex_mem0|mem_wdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~57 , openmips0|mem0|wdata_o[15]~57, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~58 , openmips0|mem0|wdata_o[15]~58, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~25 , openmips0|mem_wb0|wb_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[15] , openmips0|mem_wb0|wb_wdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1302 , openmips0|regfile1|regs~1302, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1303 , openmips0|regfile1|regs~1303, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~96 , openmips0|regfile1|rdata1[15]~96, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~26 , openmips0|pc_reg0|Add0~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~90 , openmips0|pc_reg0|pc~90, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~91 , openmips0|pc_reg0|pc~91, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~92 , openmips0|pc_reg0|pc~92, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[15] , openmips0|pc_reg0|pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~87 , openmips0|pc_reg0|pc~87, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~88 , openmips0|pc_reg0|pc~88, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~89 , openmips0|pc_reg0|pc~89, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[16] , openmips0|pc_reg0|pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[16] , openmips0|if_id0|id_pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~73 , openmips0|id0|reg1_o[16]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~74 , openmips0|id0|reg1_o[16]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16] , openmips0|id0|reg1_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~17 , openmips0|id_ex0|ex_reg1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[16] , openmips0|id_ex0|ex_reg1[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[17]~34 , openmips0|ex0|Add4|auto_generated|result_int[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector60~2 , openmips0|ex0|Selector60~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[16] , openmips0|ex0|arithmeticres[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~37 , openmips0|div0|result_o~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[48] , openmips0|div0|result_o[48], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~112 , openmips0|ex0|ShiftRight0~112, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~9 , openmips0|ex0|shiftres~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~36 , openmips0|div0|result_o~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[16] , openmips0|div0|result_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~17 , openmips0|ex0|Mux16~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~18 , openmips0|ex0|Mux16~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~19 , openmips0|ex0|Mux16~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~20 , openmips0|ex0|Mux16~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~21 , openmips0|ex0|Mux16~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~25 , openmips0|ex0|Mux16~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~32 , openmips0|id_ex0|ex_link_address~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~33 , openmips0|id_ex0|ex_link_address~33, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[16] , openmips0|id_ex0|ex_link_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~16 , openmips0|ex0|Mux16~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~22 , openmips0|ex0|Mux16~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~14 , openmips0|ex0|Mux16~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~15 , openmips0|ex0|Mux16~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~23 , openmips0|ex0|Mux16~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~0 , openmips0|ex0|Selector28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~1 , openmips0|ex0|Selector28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[16] , openmips0|ex0|logicout[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~17 , openmips0|mem_wb0|wb_csr_reg_data~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[16] , openmips0|mem_wb0|wb_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16]~feeder , openmips0|csr0|fflags[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16] , openmips0|csr0|fflags[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~17 , openmips0|csr0|mtime~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[16] , openmips0|csr0|mtime[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~1 , openmips0|csr0|Selector117~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[16] , openmips0|csr0|fcsr[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[16] , openmips0|csr0|frm[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~0 , openmips0|csr0|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector117~2 , openmips0|csr0|Selector117~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[16] , openmips0|csr0|data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~32 , openmips0|ex0|moveres~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector238~0 , openmips0|ex0|Selector238~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector238~1 , openmips0|ex0|Selector238~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[16] , openmips0|ex0|csr_reg_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~17 , openmips0|ex_mem0|mem_csr_reg_data~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[16] , openmips0|ex_mem0|mem_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~33 , openmips0|ex0|moveres~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[16] , openmips0|ex0|moveres[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~13 , openmips0|ex0|Mux16~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~24 , openmips0|ex0|Mux16~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[16] , openmips0|ex0|wdata_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~17 , openmips0|ex_mem0|mem_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[16] , openmips0|ex_mem0|mem_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~53 , openmips0|mem0|wdata_o[16]~53, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~54 , openmips0|mem0|wdata_o[16]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~78 , openmips0|id0|reg2_o[16]~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1195 , openmips0|regfile1|regs~1195, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1196 , openmips0|regfile1|regs~1196, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~816 , openmips0|regfile1|regs~816, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~880 , openmips0|regfile1|regs~880, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~848feeder , openmips0|regfile1|regs~848feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~848 , openmips0|regfile1|regs~848, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~784 , openmips0|regfile1|regs~784, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1193 , openmips0|regfile1|regs~1193, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1194 , openmips0|regfile1|regs~1194, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1197 , openmips0|regfile1|regs~1197, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~79 , openmips0|id0|reg2_o[16]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~80 , openmips0|id0|reg2_o[16]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16] , openmips0|id0|reg2_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~20 , openmips0|id_ex0|ex_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[16] , openmips0|id_ex0|ex_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~17 , openmips0|ex0|Add4|auto_generated|_~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector59~2 , openmips0|ex0|Selector59~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[17] , openmips0|ex0|arithmeticres[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~30 , openmips0|id_ex0|ex_link_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~31 , openmips0|id_ex0|ex_link_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[17] , openmips0|id_ex0|ex_link_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~5 , openmips0|ex0|Mux17~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~20 , openmips0|ex0|ShiftLeft1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~21 , openmips0|ex0|ShiftLeft1~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~8 , openmips0|ex0|shiftres~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~6 , openmips0|ex0|Mux17~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~7 , openmips0|ex0|Mux17~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~8 , openmips0|ex0|Mux17~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~34 , openmips0|div0|result_o~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[17] , openmips0|div0|result_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~9 , openmips0|ex0|Mux17~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~35 , openmips0|div0|result_o~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[49] , openmips0|div0|result_o[49], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~10 , openmips0|ex0|Mux17~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~14 , openmips0|ex0|Mux17~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~11 , openmips0|ex0|Mux17~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~3 , openmips0|ex0|Mux17~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~4 , openmips0|ex0|Mux17~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~12 , openmips0|ex0|Mux17~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~16 , openmips0|mem_wb0|wb_csr_reg_data~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[17] , openmips0|mem_wb0|wb_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[17] , openmips0|csr0|frm[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[17] , openmips0|csr0|fflags[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~1 , openmips0|csr0|Selector116~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[17] , openmips0|csr0|fcsr[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~16 , openmips0|csr0|mtime~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[17] , openmips0|csr0|mtime[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~0 , openmips0|csr0|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector116~2 , openmips0|csr0|Selector116~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[17] , openmips0|csr0|data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~30 , openmips0|ex0|moveres~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector237~0 , openmips0|ex0|Selector237~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector237~1 , openmips0|ex0|Selector237~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[17] , openmips0|ex0|csr_reg_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~16 , openmips0|ex_mem0|mem_csr_reg_data~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[17] , openmips0|ex_mem0|mem_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~31 , openmips0|ex0|moveres~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[17] , openmips0|ex0|moveres[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~0 , openmips0|ex0|Selector27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~1 , openmips0|ex0|Selector27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[17] , openmips0|ex0|logicout[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~2 , openmips0|ex0|Mux17~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~13 , openmips0|ex0|Mux17~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[17] , openmips0|ex0|wdata_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~16 , openmips0|ex_mem0|mem_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[17] , openmips0|ex_mem0|mem_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~51 , openmips0|mem0|wdata_o[17]~51, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~52 , openmips0|mem0|wdata_o[17]~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1079 , openmips0|regfile1|regs~1079, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1080 , openmips0|regfile1|regs~1080, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~46 , openmips0|regfile1|rdata1[17]~46, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~47 , openmips0|regfile1|rdata1[17]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~69 , openmips0|id0|reg1_o[17]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~70 , openmips0|id0|reg1_o[17]~70, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~71 , openmips0|id0|reg1_o[17]~71, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17] , openmips0|id0|reg1_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~16 , openmips0|id_ex0|ex_reg1~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[17] , openmips0|id_ex0|ex_reg1[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector124~0 , openmips0|ex0|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[17]~14 , openmips0|ex0|div_opdata1_o[17]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~0 , openmips0|div0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~1 , openmips0|div0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[18] , openmips0|div0|dividend[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~32 , openmips0|div0|result_o~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[18] , openmips0|div0|result_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~33 , openmips0|div0|result_o~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[50] , openmips0|div0|result_o[50], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~3 , openmips0|ex0|Mux18~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~4 , openmips0|ex0|Mux18~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~5 , openmips0|ex0|Mux18~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~6 , openmips0|ex0|Mux18~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~7 , openmips0|ex0|shiftres~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~7 , openmips0|ex0|Mux18~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~8 , openmips0|ex0|Mux18~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~28 , openmips0|id_ex0|ex_link_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~29 , openmips0|id_ex0|ex_link_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[18] , openmips0|id_ex0|ex_link_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~9 , openmips0|ex0|Mux18~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector58~2 , openmips0|ex0|Selector58~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[18] , openmips0|ex0|arithmeticres[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~1 , openmips0|ex0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~2 , openmips0|ex0|Mux18~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~10 , openmips0|ex0|Mux18~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector236~0 , openmips0|ex0|Selector236~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector236~1 , openmips0|ex0|Selector236~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[18] , openmips0|ex0|csr_reg_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~15 , openmips0|ex_mem0|mem_csr_reg_data~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[18] , openmips0|ex_mem0|mem_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~15 , openmips0|mem_wb0|wb_csr_reg_data~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[18] , openmips0|mem_wb0|wb_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[18]~feeder , openmips0|csr0|fcsr[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[18] , openmips0|csr0|fcsr[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[18]~feeder , openmips0|csr0|frm[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[18] , openmips0|csr0|frm[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[18] , openmips0|csr0|fflags[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~1 , openmips0|csr0|Selector115~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~15 , openmips0|csr0|mtime~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[18] , openmips0|csr0|mtime[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~0 , openmips0|csr0|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector115~2 , openmips0|csr0|Selector115~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[18] , openmips0|csr0|data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~28 , openmips0|ex0|moveres~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~29 , openmips0|ex0|moveres~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[18] , openmips0|ex0|moveres[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~0 , openmips0|ex0|Selector26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~1 , openmips0|ex0|Selector26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[18] , openmips0|ex0|logicout[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~0 , openmips0|ex0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~11 , openmips0|ex0|Mux18~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[18] , openmips0|ex0|wdata_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1077 , openmips0|regfile1|regs~1077, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1078 , openmips0|regfile1|regs~1078, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~44 , openmips0|regfile1|rdata1[18]~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~45 , openmips0|regfile1|rdata1[18]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~66 , openmips0|id0|reg1_o[18]~66, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~67 , openmips0|id0|reg1_o[18]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~68 , openmips0|id0|reg1_o[18]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18] , openmips0|id0|reg1_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~15 , openmips0|id_ex0|ex_reg1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[18] , openmips0|id_ex0|ex_reg1[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector123~0 , openmips0|ex0|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[18]~13 , openmips0|ex0|div_opdata1_o[18]~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~0 , openmips0|div0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~1 , openmips0|div0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[19] , openmips0|div0|dividend[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[19]~12 , openmips0|ex0|div_opdata1_o[19]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~0 , openmips0|div0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~1 , openmips0|div0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[20] , openmips0|div0|dividend[20], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~28 , openmips0|div0|result_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[20] , openmips0|div0|result_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~3 , openmips0|ex0|Mux20~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~4 , openmips0|ex0|Mux20~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~27 , openmips0|ex0|ShiftLeft0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~5 , openmips0|ex0|Mux20~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~6 , openmips0|ex0|Mux20~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~29 , openmips0|div0|result_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[52] , openmips0|div0|result_o[52], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~17 , openmips0|ex0|ShiftLeft1~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~5 , openmips0|ex0|shiftres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~7 , openmips0|ex0|Mux20~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~24 , openmips0|id_ex0|ex_link_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~25 , openmips0|id_ex0|ex_link_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[20] , openmips0|id_ex0|ex_link_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~8 , openmips0|ex0|Mux20~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~9 , openmips0|ex0|Mux20~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector56~2 , openmips0|ex0|Selector56~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[20] , openmips0|ex0|arithmeticres[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~1 , openmips0|ex0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~2 , openmips0|ex0|Mux20~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~10 , openmips0|ex0|Mux20~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~11 , openmips0|ex0|Mux20~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[20] , openmips0|ex0|wdata_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~13 , openmips0|ex_mem0|mem_wdata~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[20] , openmips0|ex_mem0|mem_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~45 , openmips0|mem0|wdata_o[20]~45, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~46 , openmips0|mem0|wdata_o[20]~46, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~20 , openmips0|mem_wb0|wb_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[20] , openmips0|mem_wb0|wb_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~90 , openmips0|regfile1|rdata1[20]~90, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1292 , openmips0|regfile1|regs~1292, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1293 , openmips0|regfile1|regs~1293, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~73 , openmips0|regfile1|rdata1[7]~73, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~91 , openmips0|regfile1|rdata1[20]~91, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~38 , openmips0|id0|Add5~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~36 , openmips0|pc_reg0|Add0~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~38 , openmips0|id0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~38 , openmips0|id0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~75 , openmips0|pc_reg0|pc~75, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~76 , openmips0|pc_reg0|pc~76, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~77 , openmips0|pc_reg0|pc~77, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[20] , openmips0|pc_reg0|pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[20] , openmips0|if_id0|id_pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~40 , openmips0|id0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~88 , openmips0|regfile1|rdata1[21]~88, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1290 , openmips0|regfile1|regs~1290, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1291 , openmips0|regfile1|regs~1291, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~89 , openmips0|regfile1|rdata1[21]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~40 , openmips0|id0|Add5~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~40 , openmips0|id0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~38 , openmips0|pc_reg0|Add0~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~72 , openmips0|pc_reg0|pc~72, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~73 , openmips0|pc_reg0|pc~73, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~74 , openmips0|pc_reg0|pc~74, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[21] , openmips0|pc_reg0|pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~40 , openmips0|pc_reg0|Add0~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1288 , openmips0|regfile1|regs~1288, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1289 , openmips0|regfile1|regs~1289, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~86 , openmips0|regfile1|rdata1[22]~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~87 , openmips0|regfile1|rdata1[22]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~42 , openmips0|id0|Add5~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~42 , openmips0|id0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~42 , openmips0|id0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~69 , openmips0|pc_reg0|pc~69, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~70 , openmips0|pc_reg0|pc~70, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~71 , openmips0|pc_reg0|pc~71, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[22] , openmips0|pc_reg0|pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[22] , openmips0|if_id0|id_pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~42 , openmips0|id0|Add3~42, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~8 , openmips0|id_ex0|ex_link_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~9 , openmips0|id_ex0|ex_link_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[28] , openmips0|id_ex0|ex_link_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~2 , openmips0|ex0|Mux28~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~0 , openmips0|ex0|Selector16~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~1 , openmips0|ex0|Selector16~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[28] , openmips0|ex0|logicout[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~7 , openmips0|ex0|Mux28~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~20 , openmips0|ex0|ShiftLeft0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~3 , openmips0|ex0|Mux28~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~4 , openmips0|ex0|Mux28~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~141 , openmips0|ex0|ShiftRight0~141, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~5 , openmips0|ex0|Mux28~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~0 , openmips0|ex0|shiftres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~6 , openmips0|ex0|Mux28~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~8 , openmips0|ex0|Mux28~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~12 , openmips0|div0|result_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[60] , openmips0|div0|result_o[60], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~13 , openmips0|div0|result_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[28] , openmips0|div0|result_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~9 , openmips0|ex0|Mux28~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~10 , openmips0|ex0|Mux28~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector48~2 , openmips0|ex0|Selector48~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[28] , openmips0|ex0|arithmeticres[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~0 , openmips0|ex0|Mux28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~1 , openmips0|ex0|Mux28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~11 , openmips0|ex0|Mux28~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~5 , openmips0|mem_wb0|wb_csr_reg_data~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[28] , openmips0|mem_wb0|wb_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~5 , openmips0|csr0|mtime~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[28] , openmips0|csr0|mtime[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~0 , openmips0|csr0|Selector105~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[28]~feeder , openmips0|csr0|frm[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[28] , openmips0|csr0|frm[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[28] , openmips0|csr0|fflags[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~1 , openmips0|csr0|Selector105~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[28]~feeder , openmips0|csr0|fcsr[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[28] , openmips0|csr0|fcsr[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector105~2 , openmips0|csr0|Selector105~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[28] , openmips0|csr0|data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~8 , openmips0|ex0|moveres~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector226~0 , openmips0|ex0|Selector226~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector226~1 , openmips0|ex0|Selector226~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[28] , openmips0|ex0|csr_reg_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~5 , openmips0|ex_mem0|mem_csr_reg_data~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[28] , openmips0|ex_mem0|mem_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~9 , openmips0|ex0|moveres~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[28] , openmips0|ex0|moveres[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~12 , openmips0|ex0|Mux28~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[28] , openmips0|ex0|wdata_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~5 , openmips0|ex_mem0|mem_wdata~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[28] , openmips0|ex_mem0|mem_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~29 , openmips0|mem0|wdata_o[28]~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~30 , openmips0|mem0|wdata_o[28]~30, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1057 , openmips0|regfile1|regs~1057, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1058 , openmips0|regfile1|regs~1058, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~24 , openmips0|regfile1|rdata1[28]~24, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~25 , openmips0|regfile1|rdata1[28]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~34 , openmips0|id0|reg1_o[28]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~35 , openmips0|id0|reg1_o[28]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~36 , openmips0|id0|reg1_o[28]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28] , openmips0|id0|reg1_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~5 , openmips0|id_ex0|ex_reg1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[28] , openmips0|id_ex0|ex_reg1[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~62 , openmips0|ex0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[28] , openmips0|ex_mem0|mem_mem_addr[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~5 , openmips0|dwishbone_bus_if|wishbone_addr_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[28] , openmips0|dwishbone_bus_if|wishbone_addr_o[28], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~0 , uart_top0|wb_interface|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~1 , uart_top0|wb_interface|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[31] , uart_top0|wb_interface|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31]~feeder , gpio_top0|rgpio_out[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31] , gpio_top0|rgpio_out[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31] , gpio_top0|rgpio_oe[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~0 , gpio_top0|Mux0~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31] , gpio_top0|rgpio_ptrig[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31]~feeder , gpio_top0|rgpio_inte[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31] , gpio_top0|rgpio_inte[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~1 , gpio_top0|Mux0~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~2 , gpio_top0|Mux0~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[31] , gpio_top0|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~0 , wb_conmax_top0|m0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~61 , openmips0|dwishbone_bus_if|rd_buf~61, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[31] , openmips0|dwishbone_bus_if|rd_buf[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector108~0 , openmips0|dwishbone_bus_if|Selector108~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[31] , openmips0|dwishbone_bus_if|cpu_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector0~0 , openmips0|mem0|Selector0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~28 , openmips0|mem0|wdata_o[28]~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~85 , openmips0|mem0|wdata_o[29]~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~30 , openmips0|ex_mem0|mem_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[29] , openmips0|ex_mem0|mem_wdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~86 , openmips0|mem0|wdata_o[29]~86, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~30 , openmips0|mem_wb0|wb_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[29] , openmips0|mem_wb0|wb_wdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~829feeder , openmips0|regfile1|regs~829feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~829 , openmips0|regfile1|regs~829, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~893 , openmips0|regfile1|regs~893, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~861feeder , openmips0|regfile1|regs~861feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~861 , openmips0|regfile1|regs~861, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~797 , openmips0|regfile1|regs~797, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1253 , openmips0|regfile1|regs~1253, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1254 , openmips0|regfile1|regs~1254, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1255 , openmips0|regfile1|regs~1255, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1256 , openmips0|regfile1|regs~1256, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1257 , openmips0|regfile1|regs~1257, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~115 , openmips0|id0|reg2_o[29]~115, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~116 , openmips0|id0|reg2_o[29]~116, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~117 , openmips0|id0|reg2_o[29]~117, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29] , openmips0|id0|reg2_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~30 , openmips0|id_ex0|ex_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[29] , openmips0|id_ex0|ex_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~4 , openmips0|ex0|Add4|auto_generated|_~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector46~2 , openmips0|ex0|Selector46~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[30] , openmips0|ex0|arithmeticres[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~60 , openmips0|div0|result_o~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[30] , openmips0|div0|result_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~6 , openmips0|ex0|Mux30~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~7 , openmips0|ex0|Mux30~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~8 , openmips0|ex0|Mux30~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~9 , openmips0|ex0|Mux30~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~10 , openmips0|ex0|Mux30~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~11 , openmips0|ex0|Mux30~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~10 , openmips0|ex0|shiftres~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~11 , openmips0|ex0|shiftres~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~61 , openmips0|div0|result_o~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[62] , openmips0|div0|result_o[62], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~12 , openmips0|ex0|Mux30~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~16 , openmips0|ex0|Mux30~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~56 , openmips0|id0|Add3~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~56 , openmips0|id_ex0|ex_link_address~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~57 , openmips0|id_ex0|ex_link_address~57, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[30] , openmips0|id_ex0|ex_link_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~5 , openmips0|ex0|Mux30~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~13 , openmips0|ex0|Mux30~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~88 , openmips0|ex0|Mult0|auto_generated|op_1~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~3 , openmips0|ex0|Mux30~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~124 , openmips0|ex0|Add6~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~4 , openmips0|ex0|Mux30~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~14 , openmips0|ex0|Mux30~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~29 , openmips0|mem_wb0|wb_csr_reg_data~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[30] , openmips0|mem_wb0|wb_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[30] , openmips0|csr0|fflags[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~28 , openmips0|csr0|mtime~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[30] , openmips0|csr0|mtime[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~0 , openmips0|csr0|Selector103~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[30] , openmips0|csr0|frm[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[30] , openmips0|csr0|fcsr[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~1 , openmips0|csr0|Selector103~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector103~2 , openmips0|csr0|Selector103~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[30] , openmips0|csr0|data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~54 , openmips0|ex0|moveres~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector224~0 , openmips0|ex0|Selector224~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector224~1 , openmips0|ex0|Selector224~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[30] , openmips0|ex0|csr_reg_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~29 , openmips0|ex_mem0|mem_csr_reg_data~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[30] , openmips0|ex_mem0|mem_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~55 , openmips0|ex0|moveres~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[30] , openmips0|ex0|moveres[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~0 , openmips0|ex0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~1 , openmips0|ex0|Selector14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[30] , openmips0|ex0|logicout[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~2 , openmips0|ex0|Mux30~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~15 , openmips0|ex0|Mux30~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[30] , openmips0|ex0|wdata_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~29 , openmips0|ex_mem0|mem_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[30] , openmips0|ex_mem0|mem_wdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~83 , openmips0|mem0|wdata_o[30]~83, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~84 , openmips0|mem0|wdata_o[30]~84, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~29 , openmips0|mem_wb0|wb_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[30] , openmips0|mem_wb0|wb_wdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1265 , openmips0|regfile1|regs~1265, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1266 , openmips0|regfile1|regs~1266, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~830feeder , openmips0|regfile1|regs~830feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~830 , openmips0|regfile1|regs~830, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~894 , openmips0|regfile1|regs~894, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~798 , openmips0|regfile1|regs~798, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~862 , openmips0|regfile1|regs~862, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1263 , openmips0|regfile1|regs~1263, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1264 , openmips0|regfile1|regs~1264, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1267 , openmips0|regfile1|regs~1267, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~121 , openmips0|id0|reg2_o[30]~121, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~122 , openmips0|id0|reg2_o[30]~122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~123 , openmips0|id0|reg2_o[30]~123, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30] , openmips0|id0|reg2_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~6 , openmips0|id_ex0|ex_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[30] , openmips0|id_ex0|ex_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector143~0 , openmips0|ex0|Selector143~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~62 , openmips0|div0|Add2~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~62 , openmips0|div0|temp_op2~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31] , openmips0|div0|divisor[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add0~0 , openmips0|div0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~104 , openmips0|div0|Add5~104, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~31 , openmips0|div0|Add5~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~105 , openmips0|div0|Add5~105, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[43] , openmips0|div0|dividend[43], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~33 , openmips0|div0|Add5~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~102 , openmips0|div0|Add5~102, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~103 , openmips0|div0|Add5~103, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[44] , openmips0|div0|dividend[44], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~35 , openmips0|div0|Add5~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~100 , openmips0|div0|Add5~100, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~101 , openmips0|div0|Add5~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[45] , openmips0|div0|dividend[45], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~98 , openmips0|div0|Add5~98, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~37 , openmips0|div0|Add5~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~99 , openmips0|div0|Add5~99, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[46] , openmips0|div0|dividend[46], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~39 , openmips0|div0|Add5~39, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~96 , openmips0|div0|Add5~96, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~97 , openmips0|div0|Add5~97, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[47] , openmips0|div0|dividend[47], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~41 , openmips0|div0|Add5~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~94 , openmips0|div0|Add5~94, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~95 , openmips0|div0|Add5~95, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[48] , openmips0|div0|dividend[48], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~43 , openmips0|div0|Add5~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~92 , openmips0|div0|Add5~92, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~93 , openmips0|div0|Add5~93, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[49] , openmips0|div0|dividend[49], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~45 , openmips0|div0|Add5~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~90 , openmips0|div0|Add5~90, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~91 , openmips0|div0|Add5~91, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[50] , openmips0|div0|dividend[50], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~47 , openmips0|div0|Add5~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~88 , openmips0|div0|Add5~88, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~89 , openmips0|div0|Add5~89, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[51] , openmips0|div0|dividend[51], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~49 , openmips0|div0|Add5~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~86 , openmips0|div0|Add5~86, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~87 , openmips0|div0|Add5~87, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[52] , openmips0|div0|dividend[52], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~51 , openmips0|div0|Add5~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~84 , openmips0|div0|Add5~84, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~85 , openmips0|div0|Add5~85, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[53] , openmips0|div0|dividend[53], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~53 , openmips0|div0|Add5~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~82 , openmips0|div0|Add5~82, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~83 , openmips0|div0|Add5~83, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54] , openmips0|div0|dividend[54], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~55 , openmips0|div0|Add5~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~80 , openmips0|div0|Add5~80, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~81 , openmips0|div0|Add5~81, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[55] , openmips0|div0|dividend[55], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~78 , openmips0|div0|Add5~78, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~79 , openmips0|div0|Add5~79, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[56] , openmips0|div0|dividend[56], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~23 , openmips0|div0|result_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[55] , openmips0|div0|result_o[55], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~19 , openmips0|ex0|Mux25~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~6 , openmips0|ex0|Mux23~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~7 , openmips0|ex0|Mux23~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~83 , openmips0|ex0|ShiftLeft0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~8 , openmips0|ex0|Mux23~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~22 , openmips0|div0|result_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[23] , openmips0|div0|result_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~9 , openmips0|ex0|Mux23~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~1 , openmips0|ex0|shiftres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~2 , openmips0|ex0|shiftres~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~10 , openmips0|ex0|Mux23~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~14 , openmips0|ex0|Mux23~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~18 , openmips0|id_ex0|ex_link_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~19 , openmips0|id_ex0|ex_link_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[23] , openmips0|id_ex0|ex_link_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~5 , openmips0|ex0|Mux23~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~11 , openmips0|ex0|Mux23~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector53~2 , openmips0|ex0|Selector53~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[23] , openmips0|ex0|arithmeticres[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~3 , openmips0|ex0|Mux23~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~4 , openmips0|ex0|Mux23~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~12 , openmips0|ex0|Mux23~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~13 , openmips0|ex0|Mux23~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[23] , openmips0|ex0|wdata_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~10 , openmips0|ex_mem0|mem_wdata~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[23] , openmips0|ex_mem0|mem_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~39 , openmips0|mem0|wdata_o[23]~39, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~40 , openmips0|mem0|wdata_o[23]~40, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~17 , openmips0|mem_wb0|wb_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[23] , openmips0|mem_wb0|wb_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~119 , openmips0|regfile1|regs~119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1286 , openmips0|regfile1|regs~1286, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1287 , openmips0|regfile1|regs~1287, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~84 , openmips0|regfile1|rdata1[23]~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~85 , openmips0|regfile1|rdata1[23]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~44 , openmips0|id0|Add5~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~44 , openmips0|id0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~42 , openmips0|pc_reg0|Add0~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~66 , openmips0|pc_reg0|pc~66, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~44 , openmips0|id0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~67 , openmips0|pc_reg0|pc~67, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~68 , openmips0|pc_reg0|pc~68, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[23] , openmips0|pc_reg0|pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~44 , openmips0|pc_reg0|Add0~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~7 , openmips0|regfile1|always1~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1284 , openmips0|regfile1|regs~1284, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1285 , openmips0|regfile1|regs~1285, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~82 , openmips0|regfile1|rdata1[24]~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~83 , openmips0|regfile1|rdata1[24]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~46 , openmips0|id0|Add5~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~46 , openmips0|id0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~46 , openmips0|id0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~63 , openmips0|pc_reg0|pc~63, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~64 , openmips0|pc_reg0|pc~64, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~65 , openmips0|pc_reg0|pc~65, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[24] , openmips0|pc_reg0|pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[24] , openmips0|if_id0|id_pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~48 , openmips0|id0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1282 , openmips0|regfile1|regs~1282, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1283 , openmips0|regfile1|regs~1283, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~80 , openmips0|regfile1|rdata1[25]~80, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~81 , openmips0|regfile1|rdata1[25]~81, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~48 , openmips0|id0|Add5~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~46 , openmips0|pc_reg0|Add0~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~48 , openmips0|id0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~60 , openmips0|pc_reg0|pc~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~61 , openmips0|pc_reg0|pc~61, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~62 , openmips0|pc_reg0|pc~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[25] , openmips0|pc_reg0|pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~48 , openmips0|pc_reg0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1280 , openmips0|regfile1|regs~1280, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1281 , openmips0|regfile1|regs~1281, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~78 , openmips0|regfile1|rdata1[26]~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~79 , openmips0|regfile1|rdata1[26]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~50 , openmips0|id0|Add5~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~50 , openmips0|id0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~50 , openmips0|id0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~57 , openmips0|pc_reg0|pc~57, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~58 , openmips0|pc_reg0|pc~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~59 , openmips0|pc_reg0|pc~59, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[26] , openmips0|pc_reg0|pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[26] , openmips0|if_id0|id_pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~52 , openmips0|id0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~75 , openmips0|regfile1|rdata1[27]~75, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~76 , openmips0|regfile1|rdata1[27]~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~77 , openmips0|regfile1|rdata1[27]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~52 , openmips0|id0|Add5~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~52 , openmips0|id0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~50 , openmips0|pc_reg0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~54 , openmips0|pc_reg0|pc~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~55 , openmips0|pc_reg0|pc~55, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~56 , openmips0|pc_reg0|pc~56, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[27] , openmips0|pc_reg0|pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~52 , openmips0|pc_reg0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1278 , openmips0|regfile1|regs~1278, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1279 , openmips0|regfile1|regs~1279, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~72 , openmips0|regfile1|rdata1[28]~72, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~74 , openmips0|regfile1|rdata1[28]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~54 , openmips0|id0|Add5~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~54 , openmips0|id0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~54 , openmips0|id0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~51 , openmips0|pc_reg0|pc~51, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~52 , openmips0|pc_reg0|pc~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~53 , openmips0|pc_reg0|pc~53, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[28] , openmips0|pc_reg0|pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[28] , openmips0|if_id0|id_pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~56 , openmips0|id0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~102 , openmips0|regfile1|rdata1[29]~102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1312 , openmips0|regfile1|regs~1312, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1313 , openmips0|regfile1|regs~1313, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~103 , openmips0|regfile1|rdata1[29]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~56 , openmips0|id0|Add5~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~56 , openmips0|id0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~54 , openmips0|pc_reg0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~105 , openmips0|pc_reg0|pc~105, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~106 , openmips0|pc_reg0|pc~106, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~107 , openmips0|pc_reg0|pc~107, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29] , openmips0|pc_reg0|pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~56 , openmips0|pc_reg0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1310 , openmips0|regfile1|regs~1310, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1311 , openmips0|regfile1|regs~1311, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~100 , openmips0|regfile1|rdata1[30]~100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~101 , openmips0|regfile1|rdata1[30]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~58 , openmips0|id0|Add5~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~58 , openmips0|id0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~58 , openmips0|id0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~102 , openmips0|pc_reg0|pc~102, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~103 , openmips0|pc_reg0|pc~103, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~104 , openmips0|pc_reg0|pc~104, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[30] , openmips0|pc_reg0|pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[30] , openmips0|if_id0|id_pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~60 , openmips0|id0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~60 , openmips0|id0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~58 , openmips0|pc_reg0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~108 , openmips0|pc_reg0|pc~108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1314 , openmips0|regfile1|regs~1314, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1315 , openmips0|regfile1|regs~1315, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~104 , openmips0|regfile1|rdata1[31]~104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~105 , openmips0|regfile1|rdata1[31]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~60 , openmips0|id0|Add5~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~109 , openmips0|pc_reg0|pc~109, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~110 , openmips0|pc_reg0|pc~110, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[31] , openmips0|pc_reg0|pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[31] , openmips0|if_id0|id_pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~126 , openmips0|id0|reg1_o[31]~126, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~127 , openmips0|id0|reg1_o[31]~127, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~128 , openmips0|id0|reg1_o[31]~128, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31] , openmips0|id0|reg1_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~31 , openmips0|id_ex0|ex_reg1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[31] , openmips0|id_ex0|ex_reg1[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~31 , openmips0|mem_wb0|wb_csr_reg_data~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[31] , openmips0|mem_wb0|wb_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[31] , openmips0|csr0|fcsr[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[31] , openmips0|csr0|frm[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[31] , openmips0|csr0|fflags[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~1 , openmips0|csr0|Selector102~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~30 , openmips0|csr0|mtime~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[31] , openmips0|csr0|mtime[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~0 , openmips0|csr0|Selector102~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector102~2 , openmips0|csr0|Selector102~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[31] , openmips0|csr0|data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~58 , openmips0|ex0|moveres~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector223~0 , openmips0|ex0|Selector223~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector223~1 , openmips0|ex0|Selector223~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[31] , openmips0|ex0|csr_reg_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~31 , openmips0|ex_mem0|mem_csr_reg_data~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[31] , openmips0|ex_mem0|mem_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~59 , openmips0|ex0|moveres~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[31] , openmips0|ex0|moveres[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~0 , openmips0|ex0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~1 , openmips0|ex0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[31] , openmips0|ex0|logicout[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~4 , openmips0|ex0|Mux31~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector45~2 , openmips0|ex0|Selector45~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[31] , openmips0|ex0|arithmeticres[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~65 , openmips0|div0|result_o~65, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[63] , openmips0|div0|result_o[63], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~64 , openmips0|div0|result_o~64, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[31] , openmips0|div0|result_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~10 , openmips0|ex0|Mux31~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~11 , openmips0|ex0|Mux31~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~8 , openmips0|ex0|Mux31~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~9 , openmips0|ex0|Mux31~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~12 , openmips0|ex0|Mux31~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~13 , openmips0|ex0|Mux31~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~14 , openmips0|ex0|Mux31~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~18 , openmips0|ex0|Mux31~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~58 , openmips0|id0|Add3~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~60 , openmips0|id_ex0|ex_link_address~60, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~61 , openmips0|id_ex0|ex_link_address~61, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[31] , openmips0|id_ex0|ex_link_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~7 , openmips0|ex0|Mux31~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~15 , openmips0|ex0|Mux31~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~5 , openmips0|ex0|Mux31~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~90 , openmips0|ex0|Mult0|auto_generated|op_1~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~126 , openmips0|ex0|Add6~126, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~6 , openmips0|ex0|Mux31~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~16 , openmips0|ex0|Mux31~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~17 , openmips0|ex0|Mux31~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[31] , openmips0|ex0|wdata_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~31 , openmips0|ex_mem0|mem_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[31] , openmips0|ex_mem0|mem_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~87 , openmips0|mem0|wdata_o[31]~87, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~88 , openmips0|mem0|wdata_o[31]~88, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~31 , openmips0|mem_wb0|wb_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[31] , openmips0|mem_wb0|wb_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~831feeder , openmips0|regfile1|regs~831feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~831 , openmips0|regfile1|regs~831, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~863feeder , openmips0|regfile1|regs~863feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~863 , openmips0|regfile1|regs~863, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~799 , openmips0|regfile1|regs~799, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1258 , openmips0|regfile1|regs~1258, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~895 , openmips0|regfile1|regs~895, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1259 , openmips0|regfile1|regs~1259, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1260 , openmips0|regfile1|regs~1260, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1261 , openmips0|regfile1|regs~1261, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1262 , openmips0|regfile1|regs~1262, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~118 , openmips0|id0|reg2_o[31]~118, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~119 , openmips0|id0|reg2_o[31]~119, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~120 , openmips0|id0|reg2_o[31]~120, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31] , openmips0|id0|reg2_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~1 , openmips0|id0|LessThan1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~3 , openmips0|id0|LessThan1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~5 , openmips0|id0|LessThan1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~7 , openmips0|id0|LessThan1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~9 , openmips0|id0|LessThan1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~11 , openmips0|id0|LessThan1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~13 , openmips0|id0|LessThan1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~15 , openmips0|id0|LessThan1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~17 , openmips0|id0|LessThan1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~19 , openmips0|id0|LessThan1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~21 , openmips0|id0|LessThan1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~23 , openmips0|id0|LessThan1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~25 , openmips0|id0|LessThan1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~27 , openmips0|id0|LessThan1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~29 , openmips0|id0|LessThan1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~31 , openmips0|id0|LessThan1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~33 , openmips0|id0|LessThan1~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~35 , openmips0|id0|LessThan1~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~37 , openmips0|id0|LessThan1~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~39 , openmips0|id0|LessThan1~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~41 , openmips0|id0|LessThan1~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~43 , openmips0|id0|LessThan1~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~45 , openmips0|id0|LessThan1~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~47 , openmips0|id0|LessThan1~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~49 , openmips0|id0|LessThan1~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~51 , openmips0|id0|LessThan1~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~53 , openmips0|id0|LessThan1~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~55 , openmips0|id0|LessThan1~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~57 , openmips0|id0|LessThan1~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~59 , openmips0|id0|LessThan1~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~61 , openmips0|id0|LessThan1~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~62 , openmips0|id0|LessThan1~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~2 , openmips0|id0|Selector101~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~4 , openmips0|pc_reg0|pc[5]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~14 , openmips0|id0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~18 , openmips0|pc_reg0|pc~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~19 , openmips0|pc_reg0|pc~19, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~20 , openmips0|pc_reg0|pc~20, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[8] , openmips0|pc_reg0|pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[8] , openmips0|if_id0|id_pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~21 , openmips0|pc_reg0|pc~21, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~22 , openmips0|pc_reg0|pc~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~23 , openmips0|pc_reg0|pc~23, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[9] , openmips0|pc_reg0|pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[9] , openmips0|if_id0|id_pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~97 , openmips0|id0|reg1_o[9]~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1094 , openmips0|regfile1|regs~1094, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1095 , openmips0|regfile1|regs~1095, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~60 , openmips0|regfile1|rdata1[9]~60, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~61 , openmips0|regfile1|rdata1[9]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~98 , openmips0|id0|reg1_o[9]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~99 , openmips0|id0|reg1_o[9]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9] , openmips0|id0|reg1_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~24 , openmips0|id_ex0|ex_reg1~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[9] , openmips0|id_ex0|ex_reg1[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[10]~20 , openmips0|ex0|Add4|auto_generated|result_int[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector67~2 , openmips0|ex0|Selector67~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[9] , openmips0|ex0|arithmeticres[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~0 , openmips0|ex0|Mux5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~1 , openmips0|ex0|Mux5~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~46 , openmips0|id_ex0|ex_link_address~46, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~47 , openmips0|id_ex0|ex_link_address~47, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[9] , openmips0|id_ex0|ex_link_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~2 , openmips0|ex0|Mux5~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~51 , openmips0|div0|result_o~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[41] , openmips0|div0|result_o[41], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector245~0 , openmips0|ex0|Selector245~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector245~1 , openmips0|ex0|Selector245~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[9] , openmips0|ex0|csr_reg_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~24 , openmips0|ex_mem0|mem_csr_reg_data~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[9] , openmips0|ex_mem0|mem_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~24 , openmips0|mem_wb0|wb_csr_reg_data~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[9] , openmips0|mem_wb0|wb_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[9] , openmips0|csr0|frm[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~1 , openmips0|csr0|Selector124~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[9]~feeder , openmips0|csr0|fflags[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[9] , openmips0|csr0|fflags[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[9] , openmips0|csr0|fcsr[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~23 , openmips0|csr0|mtime~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[9] , openmips0|csr0|mtime[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~0 , openmips0|csr0|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector124~2 , openmips0|csr0|Selector124~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[9] , openmips0|csr0|data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~44 , openmips0|ex0|moveres~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~45 , openmips0|ex0|moveres~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[9] , openmips0|ex0|moveres[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~0 , openmips0|ex0|Selector35~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~1 , openmips0|ex0|Selector35~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[9] , openmips0|ex0|logicout[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~5 , openmips0|ex0|Mux5~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~129 , openmips0|ex0|ShiftRight0~129, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~130 , openmips0|ex0|ShiftRight0~130, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~131 , openmips0|ex0|ShiftRight0~131, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~28 , openmips0|ex0|ShiftLeft1~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~50 , openmips0|div0|result_o~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[9] , openmips0|div0|result_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~3 , openmips0|ex0|Mux5~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~4 , openmips0|ex0|Mux5~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~6 , openmips0|ex0|Mux5~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~7 , openmips0|ex0|Mux5~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~8 , openmips0|ex0|Mux5~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5 , openmips0|ex0|Mux5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[9] , openmips0|ex0|wdata_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~24 , openmips0|ex_mem0|mem_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[9] , openmips0|ex_mem0|mem_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector6~0 , openmips0|mem0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~70 , openmips0|mem0|wdata_o[9]~70, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~71 , openmips0|mem0|wdata_o[9]~71, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~8 , openmips0|mem_wb0|wb_wdata~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[9] , openmips0|mem_wb0|wb_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~105 , openmips0|regfile1|regs~105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1165 , openmips0|regfile1|regs~1165, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1166 , openmips0|regfile1|regs~1166, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~809feeder , openmips0|regfile1|regs~809feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~809 , openmips0|regfile1|regs~809, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~873 , openmips0|regfile1|regs~873, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~777 , openmips0|regfile1|regs~777, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~841feeder , openmips0|regfile1|regs~841feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~841 , openmips0|regfile1|regs~841, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1163 , openmips0|regfile1|regs~1163, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1164 , openmips0|regfile1|regs~1164, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1167 , openmips0|regfile1|regs~1167, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~60 , openmips0|id0|reg2_o[9]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~61 , openmips0|id0|reg2_o[9]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~62 , openmips0|id0|reg2_o[9]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9] , openmips0|id0|reg2_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~15 , openmips0|id_ex0|ex_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[9] , openmips0|id_ex0|ex_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~24 , openmips0|ex0|Add4|auto_generated|_~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector66~2 , openmips0|ex0|Selector66~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[10] , openmips0|ex0|arithmeticres[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~49 , openmips0|div0|result_o~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[42] , openmips0|div0|result_o[42], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~27 , openmips0|ex0|ShiftLeft1~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~127 , openmips0|ex0|ShiftRight0~127, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~128 , openmips0|ex0|ShiftRight0~128, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~48 , openmips0|div0|result_o~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[10] , openmips0|div0|result_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~3 , openmips0|ex0|Mux4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~4 , openmips0|ex0|Mux4~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~0 , openmips0|ex0|Selector34~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~1 , openmips0|ex0|Selector34~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[10] , openmips0|ex0|logicout[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector244~0 , openmips0|ex0|Selector244~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector244~1 , openmips0|ex0|Selector244~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[10] , openmips0|ex0|csr_reg_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~23 , openmips0|ex_mem0|mem_csr_reg_data~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[10] , openmips0|ex_mem0|mem_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~23 , openmips0|mem_wb0|wb_csr_reg_data~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[10] , openmips0|mem_wb0|wb_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[10] , openmips0|csr0|frm[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~1 , openmips0|csr0|Selector123~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[10] , openmips0|csr0|fcsr[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~22 , openmips0|csr0|mtime~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[10] , openmips0|csr0|mtime[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~0 , openmips0|csr0|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[10] , openmips0|csr0|fflags[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector123~2 , openmips0|csr0|Selector123~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[10] , openmips0|csr0|data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~42 , openmips0|ex0|moveres~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~43 , openmips0|ex0|moveres~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[10] , openmips0|ex0|moveres[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~5 , openmips0|ex0|Mux4~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~6 , openmips0|ex0|Mux4~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~7 , openmips0|ex0|Mux4~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~44 , openmips0|id_ex0|ex_link_address~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~45 , openmips0|id_ex0|ex_link_address~45, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[10] , openmips0|id_ex0|ex_link_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~2 , openmips0|ex0|Mux4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~8 , openmips0|ex0|Mux4~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~0 , openmips0|ex0|Mux4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~1 , openmips0|ex0|Mux4~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4 , openmips0|ex0|Mux4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[10] , openmips0|ex0|wdata_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~23 , openmips0|ex_mem0|mem_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[10] , openmips0|ex_mem0|mem_wdata[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux57~0 , wb_conmax_top0|s15|Mux57~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10]~feeder , wb_conmax_top0|rf|conf13[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10] , wb_conmax_top0|rf|conf13[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[10] , wb_conmax_top0|rf|conf9[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10]~feeder , wb_conmax_top0|rf|conf5[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10] , wb_conmax_top0|rf|conf5[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10] , wb_conmax_top0|rf|conf1[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~99 , wb_conmax_top0|rf|rf_dout~99, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~100 , wb_conmax_top0|rf|rf_dout~100, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[10] , wb_conmax_top0|rf|conf3[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10]~feeder , wb_conmax_top0|rf|conf7[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10] , wb_conmax_top0|rf|conf7[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~106 , wb_conmax_top0|rf|rf_dout~106, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[10] , wb_conmax_top0|rf|conf15[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[10] , wb_conmax_top0|rf|conf11[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~107 , wb_conmax_top0|rf|rf_dout~107, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10]~feeder , wb_conmax_top0|rf|conf10[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10] , wb_conmax_top0|rf|conf10[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10] , wb_conmax_top0|rf|conf14[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10]~feeder , wb_conmax_top0|rf|conf6[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10] , wb_conmax_top0|rf|conf6[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10] , wb_conmax_top0|rf|conf2[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~101 , wb_conmax_top0|rf|rf_dout~101, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~102 , wb_conmax_top0|rf|rf_dout~102, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10]~feeder , wb_conmax_top0|rf|conf8[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10] , wb_conmax_top0|rf|conf8[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10]~feeder , wb_conmax_top0|rf|conf4[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10] , wb_conmax_top0|rf|conf4[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[10] , wb_conmax_top0|rf|conf0[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~103 , wb_conmax_top0|rf|rf_dout~103, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[10] , wb_conmax_top0|rf|conf12[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~104 , wb_conmax_top0|rf|rf_dout~104, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~105 , wb_conmax_top0|rf|rf_dout~105, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~108 , wb_conmax_top0|rf|rf_dout~108, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~109 , wb_conmax_top0|rf|rf_dout~109, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[10] , wb_conmax_top0|rf|rf_dout[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[10]~feeder , gpio_top0|rgpio_out[10]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[10] , gpio_top0|rgpio_out[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[10] , gpio_top0|rgpio_oe[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~0 , gpio_top0|Mux21~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~1 , gpio_top0|Mux21~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~2 , gpio_top0|Mux21~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~3 , gpio_top0|Mux21~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10] , gpio_top0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~0 , uart_top0|wb_interface|Mux21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~1 , uart_top0|wb_interface|Mux21~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[10] , uart_top0|wb_interface|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~0 , wb_conmax_top0|m0|Mux21~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~1 , wb_conmax_top0|m0|Mux21~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~44 , openmips0|dwishbone_bus_if|rd_buf~44, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[10] , openmips0|dwishbone_bus_if|rd_buf[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector129~0 , openmips0|dwishbone_bus_if|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[10] , openmips0|dwishbone_bus_if|cpu_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~67 , openmips0|mem0|wdata_o[10]~67, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~68 , openmips0|mem0|wdata_o[10]~68, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector5~0 , openmips0|mem0|Selector5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~69 , openmips0|mem0|wdata_o[10]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~91 , openmips0|id0|reg1_o[10]~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1093 , openmips0|regfile1|regs~1093, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~93 , openmips0|id0|reg1_o[10]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~94 , openmips0|id0|reg1_o[10]~94, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~95 , openmips0|id0|reg1_o[10]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~96 , openmips0|id0|reg1_o[10]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10] , openmips0|id0|reg1_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~6 , openmips0|id0|Equal11~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~8 , openmips0|id0|Equal11~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~7 , openmips0|id0|Equal11~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~5 , openmips0|id0|Equal11~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~9 , openmips0|id0|Equal11~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~12 , openmips0|id0|Equal11~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~13 , openmips0|id0|Equal11~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~10 , openmips0|id0|Equal11~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~11 , openmips0|id0|Equal11~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~14 , openmips0|id0|Equal11~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~0 , openmips0|id0|Equal11~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~1 , openmips0|id0|Equal11~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~3 , openmips0|id0|Equal11~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~2 , openmips0|id0|Equal11~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~4 , openmips0|id0|Equal11~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~17 , openmips0|id0|Equal11~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~18 , openmips0|id0|Equal11~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~16 , openmips0|id0|Equal11~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~15 , openmips0|id0|Equal11~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~19 , openmips0|id0|Equal11~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~20 , openmips0|id0|Equal11~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~4 , openmips0|id0|Selector101~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~0 , openmips0|id0|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~1 , openmips0|id0|Selector100~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~2 , openmips0|id0|Selector100~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~47 , openmips0|pc_reg0|pc~47, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~48 , openmips0|pc_reg0|pc~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[0]~1 , openmips0|id0|reg2_o_mux[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[1]~3 , openmips0|id0|reg2_o_mux[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[2]~5 , openmips0|id0|reg2_o_mux[2]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[3]~7 , openmips0|id0|reg2_o_mux[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[4]~9 , openmips0|id0|reg2_o_mux[4]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[5]~11 , openmips0|id0|reg2_o_mux[5]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[6]~13 , openmips0|id0|reg2_o_mux[6]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[7]~15 , openmips0|id0|reg2_o_mux[7]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[8]~17 , openmips0|id0|reg2_o_mux[8]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[9]~19 , openmips0|id0|reg2_o_mux[9]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[10]~21 , openmips0|id0|reg2_o_mux[10]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[11]~23 , openmips0|id0|reg2_o_mux[11]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[12]~25 , openmips0|id0|reg2_o_mux[12]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[13]~27 , openmips0|id0|reg2_o_mux[13]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[14]~29 , openmips0|id0|reg2_o_mux[14]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[15]~31 , openmips0|id0|reg2_o_mux[15]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[16]~33 , openmips0|id0|reg2_o_mux[16]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[17]~35 , openmips0|id0|reg2_o_mux[17]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[18]~37 , openmips0|id0|reg2_o_mux[18]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[19]~39 , openmips0|id0|reg2_o_mux[19]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[20]~41 , openmips0|id0|reg2_o_mux[20]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[21]~43 , openmips0|id0|reg2_o_mux[21]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[22]~45 , openmips0|id0|reg2_o_mux[22]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[23]~47 , openmips0|id0|reg2_o_mux[23]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[24]~49 , openmips0|id0|reg2_o_mux[24]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[25]~51 , openmips0|id0|reg2_o_mux[25]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[26]~53 , openmips0|id0|reg2_o_mux[26]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[27]~55 , openmips0|id0|reg2_o_mux[27]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[28]~57 , openmips0|id0|reg2_o_mux[28]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[29]~59 , openmips0|id0|reg2_o_mux[29]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[30]~61 , openmips0|id0|reg2_o_mux[30]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[31]~62 , openmips0|id0|reg2_o_mux[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~0 , openmips0|id0|Mux56~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~1 , openmips0|id0|Mux56~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~2 , openmips0|id0|Mux56~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~49 , openmips0|pc_reg0|pc~49, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~50 , openmips0|pc_reg0|pc~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[0] , openmips0|pc_reg0|pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[0] , openmips0|if_id0|id_pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1050 , openmips0|regfile1|regs~1050, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1051 , openmips0|regfile1|regs~1051, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~18 , openmips0|regfile1|rdata1[0]~18, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~19 , openmips0|regfile1|rdata1[0]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~21 , openmips0|id0|reg1_o[0]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~22 , openmips0|id0|reg1_o[0]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~130 , openmips0|id0|reg1_o[0]~130, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0] , openmips0|id0|reg1_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~1 , openmips0|id_ex0|ex_reg1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[0] , openmips0|id_ex0|ex_reg1[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~5 , openmips0|ex0|Add1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[0] , openmips0|ex_mem0|mem_mem_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~2 , openmips0|mem0|wdata_o[0]~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~24 , openmips0|mem0|wdata_o[2]~24, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[2] , gpio_top0|rgpio_out[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[2] , gpio_top0|rgpio_oe[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~0 , gpio_top0|Mux29~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~1 , gpio_top0|Mux29~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~2 , gpio_top0|Mux29~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~3 , gpio_top0|Mux29~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[2] , gpio_top0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~0 , uart_top0|wb_interface|Mux29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~1 , uart_top0|wb_interface|Mux29~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[2] , uart_top0|wb_interface|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~0 , wb_conmax_top0|m0|Mux29~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux65~0 , wb_conmax_top0|s15|Mux65~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2] , wb_conmax_top0|rf|conf15[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[2] , wb_conmax_top0|rf|conf14[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2]~feeder , wb_conmax_top0|rf|conf13[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2] , wb_conmax_top0|rf|conf13[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2] , wb_conmax_top0|rf|conf12[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~95 , wb_conmax_top0|rf|rf_dout~95, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~96 , wb_conmax_top0|rf|rf_dout~96, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2]~feeder , wb_conmax_top0|rf|conf11[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2] , wb_conmax_top0|rf|conf11[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[2] , wb_conmax_top0|rf|conf9[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2]~feeder , wb_conmax_top0|rf|conf10[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2] , wb_conmax_top0|rf|conf10[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[2] , wb_conmax_top0|rf|conf8[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~88 , wb_conmax_top0|rf|rf_dout~88, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~89 , wb_conmax_top0|rf|rf_dout~89, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2]~feeder , wb_conmax_top0|rf|conf1[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2] , wb_conmax_top0|rf|conf1[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2]~feeder , wb_conmax_top0|rf|conf2[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2] , wb_conmax_top0|rf|conf2[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[2] , wb_conmax_top0|rf|conf0[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~92 , wb_conmax_top0|rf|rf_dout~92, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[2] , wb_conmax_top0|rf|conf3[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~93 , wb_conmax_top0|rf|rf_dout~93, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2]~feeder , wb_conmax_top0|rf|conf5[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2] , wb_conmax_top0|rf|conf5[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2] , wb_conmax_top0|rf|conf4[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~90 , wb_conmax_top0|rf|rf_dout~90, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2]~feeder , wb_conmax_top0|rf|conf7[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2] , wb_conmax_top0|rf|conf7[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2]~feeder , wb_conmax_top0|rf|conf6[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2] , wb_conmax_top0|rf|conf6[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~91 , wb_conmax_top0|rf|rf_dout~91, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~94 , wb_conmax_top0|rf|rf_dout~94, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~97 , wb_conmax_top0|rf|rf_dout~97, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~98 , wb_conmax_top0|rf|rf_dout~98, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[2] , wb_conmax_top0|rf|rf_dout[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~1 , wb_conmax_top0|m0|Mux29~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~43 , openmips0|dwishbone_bus_if|rd_buf~43, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[2] , openmips0|dwishbone_bus_if|rd_buf[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector137~0 , openmips0|dwishbone_bus_if|Selector137~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[2] , openmips0|dwishbone_bus_if|cpu_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector13~0 , openmips0|mem0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~25 , openmips0|mem0|wdata_o[2]~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~26 , openmips0|mem0|wdata_o[2]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~4 , openmips0|ex_mem0|mem_wdata~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[2] , openmips0|ex_mem0|mem_wdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~27 , openmips0|mem0|wdata_o[2]~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~4 , openmips0|mem_wb0|wb_wdata~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[2] , openmips0|mem_wb0|wb_wdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1034 , openmips0|regfile1|regs~1034, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1035 , openmips0|regfile1|regs~1035, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~8 , openmips0|regfile1|rdata1[2]~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~0 , openmips0|pc_reg0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~36 , openmips0|pc_reg0|pc~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~37 , openmips0|pc_reg0|pc~37, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~38 , openmips0|pc_reg0|pc~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2] , openmips0|pc_reg0|pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~3 , openmips0|if_id0|id_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[26] , openmips0|if_id0|id_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~6 , openmips0|pc_reg0|pc~6, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~7 , openmips0|pc_reg0|pc~7, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~13 , openmips0|pc_reg0|pc~13, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[6] , openmips0|pc_reg0|pc[6], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~20 , inst_rom0|inst_mem~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~26 , openmips0|if_id0|id_inst~26, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[10] , openmips0|if_id0|id_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~2 , openmips0|pc_reg0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~39 , openmips0|pc_reg0|pc~39, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~40 , openmips0|pc_reg0|pc~40, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~41 , openmips0|pc_reg0|pc~41, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[3] , openmips0|pc_reg0|pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~30 , openmips0|pc_reg0|pc~30, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~31 , openmips0|pc_reg0|pc~31, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~32 , openmips0|pc_reg0|pc~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[4] , openmips0|pc_reg0|pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~2 , openmips0|if_id0|id_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~21 , openmips0|if_id0|id_inst~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[25] , openmips0|if_id0|id_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~1 , openmips0|id0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~4 , openmips0|id0|Selector7~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~3 , openmips0|id0|Selector7~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~5 , openmips0|id0|Selector7~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~12 , openmips0|id_ex0|ex_aluop~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~13 , openmips0|id_ex0|ex_aluop~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[1] , openmips0|id_ex0|ex_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~0 , openmips0|id0|pre_inst_is_load~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~1 , openmips0|id0|pre_inst_is_load~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~4 , openmips0|id0|stallreq~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~5 , openmips0|id0|stallreq~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~7 , openmips0|id0|stallreq~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~6 , openmips0|id0|stallreq~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~11 , openmips0|dwishbone_bus_if|wishbone_state~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[5] , openmips0|if_id0|id_pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~33 , openmips0|pc_reg0|pc~33, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~34 , openmips0|pc_reg0|pc~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~35 , openmips0|pc_reg0|pc~35, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5] , openmips0|pc_reg0|pc[5], openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~5 , inst_rom0|inst_mem~5, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~4 , inst_rom0|inst_mem~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~8 , openmips0|if_id0|id_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[4] , openmips0|if_id0|id_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|wd_o~2 , openmips0|id0|wd_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~111 , openmips0|pc_reg0|pc[5]~111, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~5 , openmips0|pc_reg0|pc[5]~5, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~9 , openmips0|pc_reg0|pc[5]~9, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~10 , openmips0|pc_reg0|pc[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~11 , openmips0|pc_reg0|pc[5]~11, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~8 , openmips0|pc_reg0|pc[5]~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5]~12 , openmips0|pc_reg0|pc[5]~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~24 , openmips0|pc_reg0|pc~24, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~25 , openmips0|pc_reg0|pc~25, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~26 , openmips0|pc_reg0|pc~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[10] , openmips0|pc_reg0|pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~0 , openmips0|if_id0|id_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~1 , openmips0|if_id0|id_inst~1, openmips_min_sopc, 1
instance = comp, \inst_rom0|inst_mem~0 , inst_rom0|inst_mem~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~4 , openmips0|if_id0|id_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[27] , openmips0|if_id0|id_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~54 , openmips0|id0|reg2_o[7]~54, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1155 , openmips0|regfile1|regs~1155, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1156 , openmips0|regfile1|regs~1156, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~807feeder , openmips0|regfile1|regs~807feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~807 , openmips0|regfile1|regs~807, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~871 , openmips0|regfile1|regs~871, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~839feeder , openmips0|regfile1|regs~839feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~839 , openmips0|regfile1|regs~839, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~775 , openmips0|regfile1|regs~775, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1153 , openmips0|regfile1|regs~1153, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1154 , openmips0|regfile1|regs~1154, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1157 , openmips0|regfile1|regs~1157, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~55 , openmips0|id0|reg2_o[7]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~56 , openmips0|id0|reg2_o[7]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7] , openmips0|id0|reg2_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~13 , openmips0|id_ex0|ex_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[7] , openmips0|id_ex0|ex_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector166~0 , openmips0|ex0|Selector166~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~7 , openmips0|div0|Equal0~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~8 , openmips0|div0|Equal0~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~5 , openmips0|div0|Equal0~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~6 , openmips0|div0|Equal0~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~9 , openmips0|div0|Equal0~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~10 , openmips0|div0|Equal0~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~19 , openmips0|div0|state~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.10 , openmips0|div0|state.10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~10 , openmips0|div0|cnt[0]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5] , openmips0|div0|cnt[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4]~8 , openmips0|div0|cnt[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0] , openmips0|div0|cnt[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1]~11 , openmips0|div0|cnt[1]~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1] , openmips0|div0|cnt[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2]~13 , openmips0|div0|cnt[2]~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2] , openmips0|div0|cnt[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3]~15 , openmips0|div0|cnt[3]~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3] , openmips0|div0|cnt[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4] , openmips0|div0|cnt[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~1 , openmips0|div0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~14 , openmips0|div0|state~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~16 , openmips0|div0|state~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~23 , openmips0|div0|state~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~17 , openmips0|div0|state~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.11 , openmips0|div0|state.11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~15 , openmips0|div0|state~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~20 , openmips0|div0|state~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~21 , openmips0|div0|state~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.00 , openmips0|div0|state.00, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31]~0 , openmips0|div0|divisor[31]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~18 , openmips0|div0|state~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.01 , openmips0|div0|state.01, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~1 , openmips0|div0|Selector75~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|ready_o , openmips0|div0|ready_o, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector174~0 , openmips0|ex0|Selector174~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~8 , openmips0|dwishbone_bus_if|wishbone_state~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~12 , openmips0|dwishbone_bus_if|wishbone_state~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.11 , openmips0|dwishbone_bus_if|wishbone_state.11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector2~0 , openmips0|dwishbone_bus_if|Selector2~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector2~1 , openmips0|dwishbone_bus_if|Selector2~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_cyc_o , openmips0|dwishbone_bus_if|wishbone_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o_next~0 , wb_conmax_top0|m0|s1_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o , wb_conmax_top0|m0|s1_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next~0 , wb_conmax_top0|s1|next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next , wb_conmax_top0|s1|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out~0 , wb_conmax_top0|s1|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[1] , wb_conmax_top0|s1|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|Selector0~0 , wb_conmax_top0|s1|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|state.grant0 , wb_conmax_top0|s1|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|Selector0~0 , wb_conmax_top0|s1|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|state.grant0 , wb_conmax_top0|s1|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector0~0 , wb_conmax_top0|s1|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|state.grant0 , wb_conmax_top0|s1|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector0~1 , wb_conmax_top0|s1|msel|arb1|Selector0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[0] , wb_conmax_top0|s1|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|Selector0~0 , wb_conmax_top0|s1|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|state.grant0 , wb_conmax_top0|s1|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux0~0 , wb_conmax_top0|s1|msel|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux0~1 , wb_conmax_top0|s1|msel|Mux0~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o~0 , gpio_top0|wb_err_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o , gpio_top0|wb_err_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o~0 , gpio_top0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o , gpio_top0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~0 , wb_conmax_top0|m0|Mux32~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~1 , wb_conmax_top0|m0|Mux32~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector73~0 , openmips0|dwishbone_bus_if|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector73~1 , openmips0|dwishbone_bus_if|Selector73~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.01 , openmips0|dwishbone_bus_if|wishbone_state.01, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2]~2 , openmips0|dwishbone_bus_if|wishbone_addr_o[2]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~8 , openmips0|dwishbone_bus_if|wishbone_sel_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~9 , openmips0|dwishbone_bus_if|wishbone_sel_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3] , openmips0|dwishbone_bus_if|wishbone_sel_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux32~0 , wb_conmax_top0|s1|Mux32~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[3] , uart_top0|wb_interface|wb_sel_is[3], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[1]~0 , uart_top0|wb_interface|wb_adr_int[1]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset~2 , uart_top0|regs|tx_reset~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset , uart_top0|regs|tx_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~7 , uart_top0|regs|transmitter|fifo_tx|count~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[1] , uart_top0|regs|transmitter|fifo_tx|count[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~0 , uart_top0|regs|lsr5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~1 , uart_top0|regs|lsr5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~2 , uart_top0|regs|transmitter|Mux2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~3 , uart_top0|regs|transmitter|Mux2~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[2] , uart_top0|regs|transmitter|tstate[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~0 , uart_top0|regs|transmitter|Mux21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~5 , uart_top0|regs|transmitter|bit_out~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~0 , uart_top0|regs|transmitter|bit_out~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~0 , uart_top0|regs|transmitter|fifo_tx|bottom~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~1 , uart_top0|regs|transmitter|fifo_tx|bottom~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0] , uart_top0|regs|transmitter|fifo_tx|bottom[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[1]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[1] , uart_top0|regs|transmitter|fifo_tx|bottom[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~2 , uart_top0|regs|transmitter|fifo_tx|bottom~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~0 , uart_top0|regs|transmitter|fifo_tx|top~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[3]~1 , uart_top0|regs|transmitter|fifo_tx|top[3]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[0] , uart_top0|regs|transmitter|fifo_tx|top[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~2 , uart_top0|regs|transmitter|fifo_tx|top~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[1] , uart_top0|regs|transmitter|fifo_tx|top[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~3 , uart_top0|regs|transmitter|fifo_tx|top~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[2] , uart_top0|regs|transmitter|fifo_tx|top[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add0~0 , uart_top0|regs|transmitter|fifo_tx|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~4 , uart_top0|regs|transmitter|fifo_tx|top~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[3] , uart_top0|regs|transmitter|fifo_tx|top[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[2] , uart_top0|regs|transmitter|fifo_tx|bottom[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~0 , uart_top0|regs|transmitter|fifo_tx|Add3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~3 , uart_top0|regs|transmitter|fifo_tx|bottom~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[3] , uart_top0|regs|transmitter|fifo_tx|bottom[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~1 , uart_top0|regs|transmitter|fifo_tx|Add3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~4 , uart_top0|regs|transmitter|fifo_tx|bottom~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~1 , uart_top0|regs|transmitter|bit_out~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0]~0 , uart_top0|regs|transmitter|shift_out[0]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1]~1 , uart_top0|regs|transmitter|shift_out[1]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2]~2 , uart_top0|regs|transmitter|shift_out[2]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3]~3 , uart_top0|regs|transmitter|shift_out[3]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4]~4 , uart_top0|regs|transmitter|shift_out[4]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5]~5 , uart_top0|regs|transmitter|shift_out[5]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[6] , uart_top0|regs|transmitter|shift_out[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5] , uart_top0|regs|transmitter|shift_out[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4] , uart_top0|regs|transmitter|shift_out[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3] , uart_top0|regs|transmitter|shift_out[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2] , uart_top0|regs|transmitter|shift_out[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1] , uart_top0|regs|transmitter|shift_out[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0] , uart_top0|regs|transmitter|shift_out[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~0 , uart_top0|regs|transmitter|WideXor0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~1 , uart_top0|regs|transmitter|WideXor0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~0 , uart_top0|regs|transmitter|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~1 , uart_top0|regs|transmitter|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor , uart_top0|regs|transmitter|parity_xor, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~2 , uart_top0|regs|transmitter|bit_out~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~3 , uart_top0|regs|transmitter|bit_out~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~4 , uart_top0|regs|transmitter|bit_out~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~6 , uart_top0|regs|transmitter|bit_out~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out , uart_top0|regs|transmitter|bit_out, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~1 , uart_top0|regs|transmitter|Mux21~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|stx_o_tmp , uart_top0|regs|transmitter|stx_o_tmp, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|stx_pad_o~0 , uart_top0|regs|stx_pad_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0]~feeder , gpio_top0|ext_pad_o[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0] , gpio_top0|ext_pad_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1] , gpio_top0|ext_pad_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2]~feeder , gpio_top0|ext_pad_o[2]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2] , gpio_top0|ext_pad_o[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3]~feeder , gpio_top0|ext_pad_o[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3] , gpio_top0|ext_pad_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4]~feeder , gpio_top0|ext_pad_o[4]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4] , gpio_top0|ext_pad_o[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5]~feeder , gpio_top0|ext_pad_o[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5] , gpio_top0|ext_pad_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6] , gpio_top0|ext_pad_o[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7]~feeder , gpio_top0|ext_pad_o[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7] , gpio_top0|ext_pad_o[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8]~feeder , gpio_top0|ext_pad_o[8]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8] , gpio_top0|ext_pad_o[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9]~feeder , gpio_top0|ext_pad_o[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9] , gpio_top0|ext_pad_o[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[10] , gpio_top0|ext_pad_o[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11]~feeder , gpio_top0|ext_pad_o[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11] , gpio_top0|ext_pad_o[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12] , gpio_top0|ext_pad_o[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13] , gpio_top0|ext_pad_o[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[14] , gpio_top0|ext_pad_o[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15]~feeder , gpio_top0|ext_pad_o[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15] , gpio_top0|ext_pad_o[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16]~feeder , gpio_top0|ext_pad_o[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16] , gpio_top0|ext_pad_o[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[17]~feeder , gpio_top0|ext_pad_o[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[17] , gpio_top0|ext_pad_o[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18] , gpio_top0|ext_pad_o[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[19]~feeder , gpio_top0|ext_pad_o[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[19] , gpio_top0|ext_pad_o[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20]~feeder , gpio_top0|ext_pad_o[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20] , gpio_top0|ext_pad_o[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21]~feeder , gpio_top0|ext_pad_o[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21] , gpio_top0|ext_pad_o[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22] , gpio_top0|ext_pad_o[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23] , gpio_top0|ext_pad_o[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24]~feeder , gpio_top0|ext_pad_o[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24] , gpio_top0|ext_pad_o[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25]~feeder , gpio_top0|ext_pad_o[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25] , gpio_top0|ext_pad_o[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[26]~feeder , gpio_top0|ext_pad_o[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[26] , gpio_top0|ext_pad_o[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27]~feeder , gpio_top0|ext_pad_o[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27] , gpio_top0|ext_pad_o[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[28] , gpio_top0|ext_pad_o[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29]~feeder , gpio_top0|ext_pad_o[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29] , gpio_top0|ext_pad_o[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[30] , gpio_top0|ext_pad_o[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31]~feeder , gpio_top0|ext_pad_o[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31] , gpio_top0|ext_pad_o[31], openmips_min_sopc, 1
