###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:31 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin eDetect/f_reg/CLK 
Endpoint:   eDetect/f_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: eDetect/d_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.534
  Arrival Time                  1.193
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |               |              |       |       |       |  Time   |   Time   | 
     |---------------+--------------+-------+-------+-------+---------+----------| 
     |               | clk ^        |       | 0.080 |       |   0.033 |   -0.626 | 
     | clk__L1_I0    | A ^ -> Y v   | INVX8 | 0.197 | 0.160 |   0.194 |   -0.465 | 
     | clk__L2_I0    | A v -> Y ^   | INVX8 | 0.289 | 0.247 |   0.440 |   -0.219 | 
     | eDetect/d_reg | CLK ^ -> Q v | DFFSR | 0.314 | 0.751 |   1.191 |    0.532 | 
     | eDetect/f_reg | D v          | DFFSR | 0.314 | 0.002 |   1.193 |    0.534 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.080 |       |   0.033 |    0.692 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.853 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.100 | 
     | eDetect/f_reg | CLK ^      | DFFSR | 0.305 | 0.044 |   0.485 |    1.144 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[5] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.468
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.542
  Arrival Time                  1.282
  Slack Time                    0.740
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.707 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.546 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.300 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^ -> Q v | DFFSR   | 0.171 | 0.624 |   1.064 |    0.324 | 
     | ShiftRegister/shift_out/U37                  | B v -> Y ^   | NAND2X1 | 0.125 | 0.144 |   1.208 |    0.468 | 
     | ShiftRegister/shift_out/U40                  | A ^ -> Y v   | NAND3X1 | 0.098 | 0.074 |   1.282 |    0.542 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | D v          | DFFSR   | 0.098 | 0.000 |   1.282 |    0.542 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.773 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.934 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.181 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | CLK ^      | DFFSR | 0.305 | 0.027 |   0.468 |    1.208 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin myTimer/smallCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/smallCounter/\count_out_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.539
  Arrival Time                  1.282
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^        |         | 0.080 |       |   0.033 |   -0.709 | 
     | clk__L1_I0                             | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.549 | 
     | clk__L2_I1                             | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.301 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.304 | 0.671 |   1.112 |    0.370 | 
     | myTimer/smallCounter/U29               | C ^ -> Y v   | OAI22X1 | 0.186 | 0.169 |   1.281 |    0.539 | 
     | myTimer/smallCounter/\count_out_reg[0] | D v          | DFFSR   | 0.186 | 0.000 |   1.282 |    0.539 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |    0.776 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.936 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.183 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |    1.215 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.544
  Arrival Time                  1.292
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.715 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.555 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.308 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^ -> Q v | DFFSR   | 0.167 | 0.627 |   1.067 |    0.319 | 
     | ShiftRegister/shift_out/U45                  | B v -> Y ^   | NAND2X1 | 0.136 | 0.152 |   1.219 |    0.471 | 
     | ShiftRegister/shift_out/U48                  | A ^ -> Y v   | NAND3X1 | 0.100 | 0.073 |   1.292 |    0.544 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | D v          | DFFSR   | 0.100 | 0.000 |   1.292 |    0.544 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.782 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.942 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.189 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | CLK ^      | DFFSR | 0.306 | 0.030 |   0.470 |    1.219 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin myTimer/bigCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/bigCounter/\count_out_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.472
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.542
  Arrival Time                  1.290
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^        |         | 0.080 |       |   0.033 |   -0.715 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.555 | 
     | clk__L2_I1                           | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.308 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.315 | 0.677 |   1.118 |    0.370 | 
     | myTimer/bigCounter/U29               | C ^ -> Y v   | OAI22X1 | 0.161 | 0.171 |   1.289 |    0.541 | 
     | myTimer/bigCounter/\count_out_reg[0] | D v          | DFFSR   | 0.161 | 0.000 |   1.290 |    0.542 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    0.782 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.942 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.189 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.031 |   0.472 |    1.220 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[4] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.467
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.539
  Arrival Time                  1.295
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.722 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.562 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.315 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^ -> Q v | DFFSR   | 0.171 | 0.624 |   1.064 |    0.309 | 
     | ShiftRegister/shift_out/U34                  | A v -> Y ^   | NAND2X1 | 0.135 | 0.151 |   1.216 |    0.460 | 
     | ShiftRegister/shift_out/U36                  | B ^ -> Y v   | NAND3X1 | 0.107 | 0.079 |   1.295 |    0.539 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | D v          | DFFSR   | 0.107 | 0.000 |   1.295 |    0.539 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.789 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.949 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.196 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.467 |    1.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[3] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.537
  Arrival Time                  1.294
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.723 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.563 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.316 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^ -> Q v | DFFSR   | 0.156 | 0.608 |   1.049 |    0.292 | 
     | ShiftRegister/shift_out/U29                  | B v -> Y ^   | NAND2X1 | 0.156 | 0.166 |   1.214 |    0.458 | 
     | ShiftRegister/shift_out/U32                  | A ^ -> Y v   | NAND3X1 | 0.114 | 0.079 |   1.294 |    0.537 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | D v          | DFFSR   | 0.114 | 0.000 |   1.294 |    0.537 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.790 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.950 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.197 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.466 |    1.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[6] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.543
  Arrival Time                  1.306
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.569 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.323 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^ -> Q v | DFFSR   | 0.167 | 0.627 |   1.067 |    0.304 | 
     | ShiftRegister/shift_out/U42                  | B v -> Y ^   | NAND2X1 | 0.135 | 0.151 |   1.218 |    0.455 | 
     | ShiftRegister/shift_out/U44                  | B ^ -> Y v   | NAND3X1 | 0.119 | 0.087 |   1.306 |    0.543 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | D v          | DFFSR   | 0.119 | 0.000 |   1.306 |    0.543 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.796 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.957 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.204 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^      | DFFSR | 0.306 | 0.032 |   0.473 |    1.236 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[2] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.463
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.532
  Arrival Time                  1.301
  Slack Time                    0.769
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.735 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.575 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.328 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^ -> Q v | DFFSR   | 0.156 | 0.608 |   1.049 |    0.280 | 
     | ShiftRegister/shift_out/U26                  | A v -> Y ^   | NAND2X1 | 0.150 | 0.159 |   1.207 |    0.439 | 
     | ShiftRegister/shift_out/U28                  | B ^ -> Y v   | NAND3X1 | 0.121 | 0.093 |   1.300 |    0.532 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | D v          | DFFSR   | 0.121 | 0.001 |   1.301 |    0.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.802 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.962 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.209 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^      | DFFSR | 0.304 | 0.023 |   0.463 |    1.232 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.534
  Arrival Time                  1.326
  Slack Time                    0.792
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.759 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.598 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.351 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^ -> Q v | DFFSR   | 0.217 | 0.650 |   1.090 |    0.299 | 
     | ShiftRegister/shift_out/U20                  | A v -> Y ^   | MUX2X1  | 0.134 | 0.148 |   1.238 |    0.446 | 
     | ShiftRegister/shift_out/U17                  | B ^ -> Y v   | NAND2X1 | 0.092 | 0.087 |   1.325 |    0.533 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | D v          | DFFSR   | 0.092 | 0.000 |   1.326 |    0.534 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.825 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.986 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.232 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.459 |    1.251 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  1.372
  Slack Time                    0.811
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -0.778 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.617 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.370 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^ -> Q v | DFFSR   | 0.151 | 0.630 |   1.071 |    0.260 | 
     | myFIFO/WriteCnt/U37               | A v -> Y ^   | INVX2   | 0.193 | 0.180 |   1.252 |    0.440 | 
     | myFIFO/WriteCnt/U87               | D ^ -> Y v   | OAI22X1 | 0.113 | 0.120 |   1.372 |    0.561 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | D v          | DFFSR   | 0.113 | 0.000 |   1.372 |    0.561 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.844 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.005 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.252 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.295 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.462
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.531
  Arrival Time                  1.351
  Slack Time                    0.820
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.787 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.626 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.380 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^ -> Q v | DFFSR   | 0.217 | 0.650 |   1.090 |    0.270 | 
     | ShiftRegister/shift_out/U21                  | B v -> Y ^   | NAND2X1 | 0.142 | 0.164 |   1.255 |    0.435 | 
     | ShiftRegister/shift_out/U24                  | A ^ -> Y v   | NAND3X1 | 0.126 | 0.095 |   1.350 |    0.530 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | D v          | DFFSR   | 0.126 | 0.001 |   1.351 |    0.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.853 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.014 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.261 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | CLK ^      | DFFSR | 0.304 | 0.022 |   0.462 |    1.283 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[10] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[10] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.514
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.588
  Arrival Time                  1.437
  Slack Time                    0.849
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -0.815 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.655 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.405 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^ -> Q v | DFFSR   | 0.142 | 0.651 |   1.095 |    0.247 | 
     | SDController/LoadFIFO/U81                | A v -> Y ^   | INVX2   | 0.216 | 0.195 |   1.290 |    0.441 | 
     | SDController/LoadFIFO/U122               | D ^ -> Y v   | OAI22X1 | 0.139 | 0.146 |   1.436 |    0.588 | 
     | SDController/LoadFIFO/\count_out_reg[10] | D v          | DFFSR   | 0.139 | 0.001 |   1.437 |    0.588 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    0.882 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.042 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.292 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.514 |    1.363 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[14] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[14] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.508
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.580
  Arrival Time                  1.488
  Slack Time                    0.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -0.874 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.714 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.464 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^ -> Q v | DFFSR   | 0.151 | 0.652 |   1.096 |    0.188 | 
     | SDController/LoadFIFO/U67                | A v -> Y ^   | INVX2   | 0.250 | 0.221 |   1.317 |    0.409 | 
     | SDController/LoadFIFO/U108               | D ^ -> Y v   | OAI22X1 | 0.153 | 0.171 |   1.487 |    0.580 | 
     | SDController/LoadFIFO/\count_out_reg[14] | D v          | DFFSR   | 0.153 | 0.001 |   1.488 |    0.580 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    0.941 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.101 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.351 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^      | DFFSR | 0.340 | 0.064 |   0.508 |    1.415 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[9] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[9] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.515
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.590
  Arrival Time                  1.547
  Slack Time                    0.957
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -0.924 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.764 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.513 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^ -> Q v | DFFSR   | 0.294 | 0.769 |   1.213 |    0.256 | 
     | SDController/LoadFIFO/U89               | A v -> Y ^   | INVX2   | 0.187 | 0.194 |   1.407 |    0.450 | 
     | SDController/LoadFIFO/U116              | D ^ -> Y v   | OAI22X1 | 0.132 | 0.140 |   1.547 |    0.589 | 
     | SDController/LoadFIFO/\count_out_reg[9] | D v          | DFFSR   | 0.132 | 0.001 |   1.547 |    0.590 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    0.991 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.151 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.401 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |    1.472 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin myTimer/bigCounter/\count_out_reg[3] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/bigCounter/\count_out_reg[3] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.514
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.586
  Arrival Time                  1.551
  Slack Time                    0.966
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^        |         | 0.080 |       |   0.033 |   -0.932 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.772 | 
     | clk__L2_I2                           | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.522 | 
     | myTimer/bigCounter/\count_out_reg[3] | CLK ^ -> Q v | DFFSR   | 0.293 | 0.768 |   1.212 |    0.246 | 
     | myTimer/bigCounter/U42               | A v -> Y ^   | INVX2   | 0.187 | 0.193 |   1.405 |    0.439 | 
     | myTimer/bigCounter/U21               | A ^ -> Y v   | OAI22X1 | 0.161 | 0.146 |   1.551 |    0.585 | 
     | myTimer/bigCounter/\count_out_reg[3] | D v          | DFFSR   | 0.161 | 0.000 |   1.551 |    0.586 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    0.999 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.159 | 
     | clk__L2_I2                           | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.409 | 
     | myTimer/bigCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.514 |    1.480 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin SDController/\state_reg[2] /CLK 
Endpoint:   SDController/\state_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.486
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.467
  Arrival Time                  1.446
  Slack Time                    0.979
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.080 |       |   0.033 |   -0.945 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.785 | 
     | clk__L2_I0                 | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.538 | 
     | SDController/\state_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.470 | 0.792 |   1.232 |    0.254 | 
     | SDController/U230          | C ^ -> Y v   | OAI21X1 | 0.127 | 0.105 |   1.337 |    0.358 | 
     | SDController/U304          | B v -> Y ^   | NAND2X1 | 0.092 | 0.109 |   1.446 |    0.467 | 
     | SDController/\state_reg[2] | D ^          | DFFSR   | 0.092 | 0.000 |   1.446 |    0.467 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    1.012 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.172 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.419 | 
     | SDController/\state_reg[2] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |    1.464 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[8] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[8] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.515
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.593
  Arrival Time                  1.572
  Slack Time                    0.979
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -0.946 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.786 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.536 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^ -> Q v | DFFSR   | 0.343 | 0.806 |   1.250 |    0.270 | 
     | SDController/LoadFIFO/U91               | A v -> Y ^   | INVX2   | 0.191 | 0.200 |   1.450 |    0.470 | 
     | SDController/LoadFIFO/U115              | D ^ -> Y v   | OAI22X1 | 0.112 | 0.122 |   1.572 |    0.592 | 
     | SDController/LoadFIFO/\count_out_reg[8] | D v          | DFFSR   | 0.112 | 0.000 |   1.572 |    0.593 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.013 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.173 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.423 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |    1.494 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/ReadCnt/\count_out_reg[7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.536
  Arrival Time                  1.517
  Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   -0.948 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.788 | 
     | clk__L2_I1                       | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.540 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^ -> Q v | DFFSR   | 0.203 | 0.646 |   1.087 |    0.106 | 
     | myFIFO/ReadCnt/U26               | A v -> Y ^   | INVX1   | 0.328 | 0.286 |   1.373 |    0.392 | 
     | myFIFO/ReadCnt/U84               | D ^ -> Y v   | OAI22X1 | 0.119 | 0.143 |   1.517 |    0.535 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v          | DFFSR   | 0.119 | 0.000 |   1.517 |    0.536 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    1.015 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.175 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.422 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.332 | 0.020 |   0.460 |    1.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[15] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[15] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.499
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.574
  Arrival Time                  1.561
  Slack Time                    0.987
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -0.954 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.794 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.544 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^ -> Q v | DFFSR   | 0.322 | 0.775 |   1.219 |    0.231 | 
     | SDController/LoadFIFO/U65                | A v -> Y ^   | INVX2   | 0.187 | 0.194 |   1.413 |    0.426 | 
     | SDController/LoadFIFO/U128               | D ^ -> Y v   | OAI22X1 | 0.136 | 0.148 |   1.561 |    0.573 | 
     | SDController/LoadFIFO/\count_out_reg[15] | D v          | DFFSR   | 0.136 | 0.001 |   1.561 |    0.574 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    1.021 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.181 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.431 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^      | DFFSR | 0.339 | 0.056 |   0.499 |    1.487 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[3] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.488
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.565
  Arrival Time                  1.560
  Slack Time                    0.995
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -0.962 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.801 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.551 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.609 |   1.053 |    0.058 | 
     | SDController/LoadFIFO/U44               | A v -> Y ^   | INVX2   | 0.129 | 0.126 |   1.180 |    0.184 | 
     | SDController/LoadFIFO/U23               | A ^ -> Y v   | INVX2   | 0.131 | 0.131 |   1.310 |    0.315 | 
     | SDController/LoadFIFO/U56               | A v -> Y ^   | INVX1   | 0.128 | 0.127 |   1.437 |    0.442 | 
     | SDController/LoadFIFO/U124              | D ^ -> Y v   | OAI22X1 | 0.116 | 0.122 |   1.559 |    0.564 | 
     | SDController/LoadFIFO/\count_out_reg[3] | D v          | DFFSR   | 0.116 | 0.000 |   1.560 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.028 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.189 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.439 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.488 |    1.483 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.565
  Arrival Time                  1.567
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -0.969 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.808 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.561 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^ -> Q v | DFFSR   | 0.241 | 0.701 |   1.141 |    0.139 | 
     | myFIFO/WriteCnt/U42               | A v -> Y ^   | INVX1   | 0.338 | 0.300 |   1.442 |    0.440 | 
     | myFIFO/WriteCnt/U78               | D ^ -> Y v   | OAI22X1 | 0.095 | 0.125 |   1.567 |    0.565 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | D v          | DFFSR   | 0.095 | 0.000 |   1.567 |    0.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.035 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.196 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.443 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.335 | 0.045 |   0.485 |    1.487 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/ReadCnt/\count_out_reg[6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  1.600
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   -1.006 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.845 | 
     | clk__L2_I1                       | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.598 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^ -> Q v | DFFSR   | 0.131 | 0.614 |   1.055 |    0.016 | 
     | myFIFO/ReadCnt/U18               | A v -> Y v   | BUFX2   | 0.126 | 0.233 |   1.288 |    0.250 | 
     | myFIFO/ReadCnt/U43               | A v -> Y ^   | INVX1   | 0.203 | 0.181 |   1.469 |    0.431 | 
     | myFIFO/ReadCnt/U86               | D ^ -> Y v   | OAI22X1 | 0.111 | 0.130 |   1.599 |    0.560 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v          | DFFSR   | 0.111 | 0.000 |   1.600 |    0.561 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    1.072 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.233 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.480 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.522 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.483
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.558
  Arrival Time                  1.601
  Slack Time                    1.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -1.010 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.849 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.602 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^ -> Q v | DFFSR   | 0.244 | 0.701 |   1.142 |    0.099 | 
     | myFIFO/WriteCnt/U25               | A v -> Y ^   | INVX1   | 0.371 | 0.324 |   1.466 |    0.423 | 
     | myFIFO/WriteCnt/U74               | D ^ -> Y v   | OAI22X1 | 0.133 | 0.134 |   1.600 |    0.557 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | D v          | DFFSR   | 0.133 | 0.000 |   1.601 |    0.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.076 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.237 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.484 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.526 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin myTimer/bigCounter/\count_out_reg[2] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/bigCounter/\count_out_reg[2] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.543
  Arrival Time                  1.589
  Slack Time                    1.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^        |         | 0.080 |       |   0.033 |   -1.013 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.852 | 
     | clk__L2_I1                           | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.605 | 
     | myTimer/bigCounter/\count_out_reg[2] | CLK ^ -> Q v | DFFSR   | 0.332 | 0.759 |   1.200 |    0.154 | 
     | myTimer/bigCounter/U41               | A v -> Y ^   | INVX2   | 0.240 | 0.242 |   1.442 |    0.396 | 
     | myTimer/bigCounter/U24               | A ^ -> Y v   | OAI22X1 | 0.160 | 0.147 |   1.589 |    0.543 | 
     | myTimer/bigCounter/\count_out_reg[2] | D v          | DFFSR   | 0.160 | 0.000 |   1.589 |    0.543 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    1.079 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.240 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.487 | 
     | myTimer/bigCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |    1.519 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[4] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.555
  Arrival Time                  1.611
  Slack Time                    1.056
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -1.022 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.862 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.615 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^ -> Q v | DFFSR   | 0.236 | 0.691 |   1.132 |    0.076 | 
     | myFIFO/WriteCnt/U23               | A v -> Y ^   | INVX1   | 0.408 | 0.347 |   1.479 |    0.424 | 
     | myFIFO/WriteCnt/U76               | D ^ -> Y v   | OAI22X1 | 0.126 | 0.131 |   1.610 |    0.555 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | D v          | DFFSR   | 0.126 | 0.000 |   1.611 |    0.555 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.089 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.249 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.497 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.039 |   0.480 |    1.536 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[6] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.492
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.569
  Arrival Time                  1.632
  Slack Time                    1.063
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.030 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.869 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.619 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.587 |   1.030 |   -0.032 | 
     | SDController/LoadFIFO/U41               | A v -> Y v   | BUFX2   | 0.246 | 0.323 |   1.353 |    0.290 | 
     | SDController/LoadFIFO/U54               | A v -> Y ^   | INVX1   | 0.150 | 0.153 |   1.506 |    0.443 | 
     | SDController/LoadFIFO/U110              | D ^ -> Y v   | OAI22X1 | 0.118 | 0.125 |   1.631 |    0.568 | 
     | SDController/LoadFIFO/\count_out_reg[6] | D v          | DFFSR   | 0.118 | 0.001 |   1.632 |    0.569 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.096 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.257 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.507 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^      | DFFSR | 0.337 | 0.048 |   0.492 |    1.555 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[11] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[11] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.510
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.586
  Arrival Time                  1.666
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -1.047 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.887 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.637 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^ -> Q v | DFFSR   | 0.394 | 0.841 |   1.285 |    0.204 | 
     | SDController/LoadFIFO/U83                | A v -> Y ^   | INVX2   | 0.230 | 0.239 |   1.524 |    0.443 | 
     | SDController/LoadFIFO/U121               | D ^ -> Y v   | OAI22X1 | 0.131 | 0.142 |   1.666 |    0.586 | 
     | SDController/LoadFIFO/\count_out_reg[11] | D v          | DFFSR   | 0.131 | 0.000 |   1.666 |    0.586 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    1.114 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.274 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.524 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^      | DFFSR | 0.340 | 0.067 |   0.510 |    1.591 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[5] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[5] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.490
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.565
  Arrival Time                  1.648
  Slack Time                    1.083
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.049 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.889 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.639 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^ -> Q v | DFFSR   | 0.094 | 0.590 |   1.034 |   -0.049 | 
     | SDController/LoadFIFO/U57               | A v -> Y v   | BUFX2   | 0.256 | 0.329 |   1.363 |    0.280 | 
     | SDController/LoadFIFO/U43               | A v -> Y ^   | INVX1   | 0.150 | 0.155 |   1.517 |    0.435 | 
     | SDController/LoadFIFO/U105              | D ^ -> Y v   | OAI22X1 | 0.123 | 0.130 |   1.648 |    0.565 | 
     | SDController/LoadFIFO/\count_out_reg[5] | D v          | DFFSR   | 0.123 | 0.000 |   1.648 |    0.565 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.116 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.276 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.526 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^      | DFFSR | 0.336 | 0.046 |   0.490 |    1.572 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin myTimer/smallCounter/\count_out_reg[3] /CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/smallCounter/\count_out_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.512
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.580
  Arrival Time                  1.695
  Slack Time                    1.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^        |         | 0.080 |       |   0.033 |   -1.082 | 
     | clk__L1_I0                             | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.921 | 
     | clk__L2_I2                             | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.671 | 
     | myTimer/smallCounter/\count_out_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.407 | 0.777 |   1.221 |    0.106 | 
     | myTimer/smallCounter/U22               | A ^ -> Y ^   | XNOR2X1 | 0.305 | 0.314 |   1.535 |    0.420 | 
     | myTimer/smallCounter/U21               | C ^ -> Y v   | OAI22X1 | 0.178 | 0.160 |   1.695 |    0.580 | 
     | myTimer/smallCounter/\count_out_reg[3] | D v          | DFFSR   | 0.178 | 0.000 |   1.695 |    0.580 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |    1.148 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.309 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.559 | 
     | myTimer/smallCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.340 | 0.068 |   0.512 |    1.627 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[7] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[7] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                 0.448
  Arrival Time                  1.564
  Slack Time                    1.116
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -1.083 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.922 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.675 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^ -> Q ^ | DFFSR   | 0.446 | 0.772 |   1.213 |    0.097 | 
     | myFIFO/WriteCnt/U67               | A ^ -> Y v   | INVX2   | 0.225 | 0.204 |   1.417 |    0.301 | 
     | myFIFO/WriteCnt/U85               | D v -> Y ^   | OAI22X1 | 0.162 | 0.147 |   1.564 |    0.448 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | D ^          | DFFSR   | 0.162 | 0.000 |   1.564 |    0.448 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.149 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.310 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.557 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.335 | 0.037 |   0.478 |    1.594 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[2] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.550
  Arrival Time                  1.678
  Slack Time                    1.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.094 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.934 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.684 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.598 |   1.042 |   -0.086 | 
     | SDController/LoadFIFO/U47               | A v -> Y ^   | INVX2   | 0.088 | 0.091 |   1.133 |    0.005 | 
     | SDController/LoadFIFO/U48               | A ^ -> Y v   | INVX2   | 0.282 | 0.249 |   1.382 |    0.254 | 
     | SDController/LoadFIFO/U58               | A v -> Y ^   | INVX1   | 0.154 | 0.156 |   1.538 |    0.410 | 
     | SDController/LoadFIFO/U126              | D ^ -> Y v   | OAI22X1 | 0.133 | 0.140 |   1.677 |    0.550 | 
     | SDController/LoadFIFO/\count_out_reg[2] | D v          | DFFSR   | 0.133 | 0.001 |   1.678 |    0.550 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.161 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.321 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.571 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    1.605 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: SDController/\state_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.459
  Arrival Time                  1.587
  Slack Time                    1.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                            | clk ^        |         | 0.080 |       |   0.033 |   -1.095 | 
     | clk__L1_I0                 | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.935 | 
     | clk__L2_I2                 | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.685 | 
     | SDController/\state_reg[4] | CLK ^ -> Q ^ | DFFSR   | 0.672 | 0.918 |   1.362 |    0.233 | 
     | SDController/U374          | C ^ -> Y v   | OAI21X1 | 0.132 | 0.104 |   1.465 |    0.337 | 
     | SDController/U375          | B v -> Y ^   | NAND2X1 | 0.107 | 0.122 |   1.587 |    0.458 | 
     | SDController/\state_reg[4] | D ^          | DFFSR   | 0.107 | 0.000 |   1.587 |    0.459 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    1.162 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.322 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.572 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    1.606 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[0] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.531
  Arrival Time                  1.667
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.103 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.942 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.692 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^ -> Q v | DFFSR   | 0.123 | 0.578 |   1.022 |   -0.114 | 
     | SDController/LoadFIFO/U60               | A v -> Y ^   | INVX2   | 0.122 | 0.120 |   1.142 |    0.006 | 
     | SDController/LoadFIFO/U40               | A ^ -> Y v   | INVX1   | 0.248 | 0.231 |   1.373 |    0.237 | 
     | SDController/LoadFIFO/U62               | A v -> Y ^   | INVX1   | 0.163 | 0.165 |   1.538 |    0.402 | 
     | SDController/LoadFIFO/U118              | D ^ -> Y v   | OAI22X1 | 0.121 | 0.129 |   1.667 |    0.531 | 
     | SDController/LoadFIFO/\count_out_reg[0] | D v          | DFFSR   | 0.121 | 0.000 |   1.667 |    0.531 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.169 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.330 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.580 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^      | DFFSR | 0.319 | 0.015 |   0.459 |    1.595 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[13] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[13] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.504
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.575
  Arrival Time                  1.717
  Slack Time                    1.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -1.109 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.948 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.698 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^ -> Q v | DFFSR   | 0.400 | 0.839 |   1.283 |    0.141 | 
     | SDController/LoadFIFO/U74                | A v -> Y ^   | INVX2   | 0.253 | 0.262 |   1.545 |    0.403 | 
     | SDController/LoadFIFO/U102               | D ^ -> Y v   | OAI22X1 | 0.160 | 0.171 |   1.716 |    0.574 | 
     | SDController/LoadFIFO/\count_out_reg[13] | D v          | DFFSR   | 0.160 | 0.001 |   1.717 |    0.575 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    1.175 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.336 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.586 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^      | DFFSR | 0.340 | 0.060 |   0.504 |    1.646 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/ReadCnt/\count_out_reg[5] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.563
  Arrival Time                  1.724
  Slack Time                    1.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   -1.128 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.967 | 
     | clk__L2_I1                       | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.720 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^ -> Q v | DFFSR   | 0.072 | 0.569 |   1.010 |   -0.151 | 
     | myFIFO/ReadCnt/U41               | A v -> Y v   | BUFX2   | 0.267 | 0.331 |   1.342 |    0.181 | 
     | myFIFO/ReadCnt/U47               | A v -> Y ^   | INVX1   | 0.268 | 0.259 |   1.601 |    0.440 | 
     | myFIFO/ReadCnt/U87               | D ^ -> Y v   | OAI22X1 | 0.103 | 0.123 |   1.723 |    0.562 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v          | DFFSR   | 0.103 | 0.000 |   1.724 |    0.563 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    1.194 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.355 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.602 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.645 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[7] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.494
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.572
  Arrival Time                  1.747
  Slack Time                    1.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.142 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.982 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.732 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^ -> Q ^ | DFFSR   | 0.084 | 0.541 |   0.985 |   -0.191 | 
     | SDController/LoadFIFO/U50               | A ^ -> Y ^   | BUFX2   | 0.176 | 0.257 |   1.242 |    0.066 | 
     | SDController/LoadFIFO/add_29/U94        | B ^ -> Y v   | XNOR2X1 | 0.151 | 0.219 |   1.460 |    0.285 | 
     | SDController/LoadFIFO/U111              | A v -> Y ^   | INVX2   | 0.164 | 0.160 |   1.620 |    0.444 | 
     | SDController/LoadFIFO/U113              | B ^ -> Y v   | OAI22X1 | 0.113 | 0.127 |   1.747 |    0.571 | 
     | SDController/LoadFIFO/\count_out_reg[7] | D v          | DFFSR   | 0.113 | 0.001 |   1.747 |    0.572 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.209 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.369 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.619 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^      | DFFSR | 0.338 | 0.051 |   0.495 |    1.670 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin myTimer/bigCounter/\count_out_reg[1] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/bigCounter/\count_out_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.471
+ Hold                         -0.033
+ Phase Shift                   0.000
= Required Time                 0.438
  Arrival Time                  1.613
  Slack Time                    1.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^        |         | 0.080 |       |   0.033 |   -1.142 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.982 | 
     | clk__L2_I1                           | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.735 | 
     | myTimer/bigCounter/\count_out_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.539 | 0.828 |   1.269 |    0.094 | 
     | myTimer/bigCounter/U10               | A ^ -> Y v   | INVX1   | 0.210 | 0.189 |   1.458 |    0.283 | 
     | myTimer/bigCounter/U27               | A v -> Y ^   | OAI22X1 | 0.176 | 0.155 |   1.613 |    0.437 | 
     | myTimer/bigCounter/\count_out_reg[1] | D ^          | DFFSR   | 0.176 | 0.000 |   1.613 |    0.438 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    1.209 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.369 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.616 | 
     | myTimer/bigCounter/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.030 |   0.471 |    1.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ShiftRegister/shift_in/\parallel_out_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_in/\parallel_out_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.475
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.443
  Arrival Time                  1.625
  Slack Time                    1.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | clk ^        |         | 0.080 |       |   0.033 |   -1.148 | 
     | clk__L1_I0                                  | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.988 | 
     | clk__L2_I0                                  | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.741 | 
     | ShiftRegister/shift_in/\parallel_out_reg[7] | CLK ^ -> Q ^ | DFFSR   | 0.797 | 0.996 |   1.436 |    0.255 | 
     | ShiftRegister/shift_in/U3                   | A ^ -> Y v   | NAND2X1 | 0.226 | 0.029 |   1.465 |    0.284 | 
     | ShiftRegister/shift_in/U2                   | C v -> Y ^   | OAI21X1 | 0.155 | 0.159 |   1.624 |    0.443 | 
     | ShiftRegister/shift_in/\parallel_out_reg[7] | D ^          | DFFSR   | 0.155 | 0.000 |   1.625 |    0.443 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |    1.215 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.375 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.622 | 
     | ShiftRegister/shift_in/\parallel_out_reg[7] | CLK ^      | DFFSR | 0.306 | 0.034 |   0.475 |    1.656 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[12] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[12] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.502
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.577
  Arrival Time                  1.765
  Slack Time                    1.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -1.155 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.994 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.744 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^ -> Q v | DFFSR   | 0.321 | 0.777 |   1.221 |    0.033 | 
     | SDController/LoadFIFO/U37                | A v -> Y ^   | INVX1   | 0.425 | 0.378 |   1.599 |    0.411 | 
     | SDController/LoadFIFO/U103               | D ^ -> Y v   | OAI22X1 | 0.137 | 0.166 |   1.764 |    0.576 | 
     | SDController/LoadFIFO/\count_out_reg[12] | D v          | DFFSR   | 0.137 | 0.000 |   1.765 |    0.577 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    1.221 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.382 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.632 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^      | DFFSR | 0.339 | 0.059 |   0.502 |    1.690 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/LoadFIFO/rollover_flag_reg/Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.452
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.523
  Arrival Time                  1.718
  Slack Time                    1.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.161 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.001 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.751 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^ -> Q v | DFFSR   | 0.444 | 0.816 |   1.260 |    0.065 | 
     | SDController/U338                       | A v -> Y ^   | INVX2   | 0.312 | 0.325 |   1.585 |    0.391 | 
     | SDController/LoadFIFO/U153              | D ^ -> Y v   | OAI22X1 | 0.118 | 0.133 |   1.718 |    0.523 | 
     | SDController/LoadFIFO/rollover_flag_reg | D v          | DFFSR   | 0.118 | 0.000 |   1.718 |    0.523 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.228 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.388 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.638 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^      | DFFSR | 0.314 | 0.008 |   0.452 |    1.646 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[4] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.480
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.557
  Arrival Time                  1.755
  Slack Time                    1.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.165 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.005 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.755 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^ -> Q v | DFFSR   | 0.335 | 0.763 |   1.207 |    0.008 | 
     | SDController/LoadFIFO/U42               | A v -> Y v   | BUFX2   | 0.155 | 0.305 |   1.512 |    0.313 | 
     | SDController/LoadFIFO/U55               | A v -> Y ^   | INVX1   | 0.127 | 0.129 |   1.640 |    0.442 | 
     | SDController/LoadFIFO/U107              | D ^ -> Y v   | OAI22X1 | 0.107 | 0.114 |   1.755 |    0.556 | 
     | SDController/LoadFIFO/\count_out_reg[4] | D v          | DFFSR   | 0.107 | 0.000 |   1.755 |    0.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.232 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.392 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.642 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^      | DFFSR | 0.329 | 0.036 |   0.480 |    1.678 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin myTimer/bigCounter/rollover_flag_reg/CLK 
Endpoint:   myTimer/bigCounter/rollover_flag_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/mybyte_reg/Q                   (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.515
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.588
  Arrival Time                  1.790
  Slack Time                    1.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |              |        |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^        |        | 0.080 |       |   0.033 |   -1.169 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8  | 0.197 | 0.160 |   0.194 |   -1.009 | 
     | clk__L2_I1                           | A v -> Y ^   | INVX8  | 0.320 | 0.247 |   0.441 |   -0.761 | 
     | myTimer/mybyte_reg                   | CLK ^ -> Q v | DFFSR  | 0.108 | 0.583 |   1.024 |   -0.178 | 
     | myTimer/U5                           | B v -> Y v   | OR2X1  | 0.230 | 0.296 |   1.320 |    0.118 | 
     | myTimer/bigCounter/U37               | A v -> Y ^   | NOR2X1 | 0.251 | 0.209 |   1.530 |    0.327 | 
     | myTimer/bigCounter/U38               | S ^ -> Y v   | MUX2X1 | 0.148 | 0.260 |   1.790 |    0.587 | 
     | myTimer/bigCounter/rollover_flag_reg | D v          | DFFSR  | 0.148 | 0.000 |   1.790 |    0.588 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    1.236 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.396 | 
     | clk__L2_I2                           | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.646 | 
     | myTimer/bigCounter/rollover_flag_reg | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |    1.717 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[9] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.474
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.552
  Arrival Time                  1.765
  Slack Time                    1.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -1.180 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.019 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.772 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^ -> Q v | DFFSR   | 0.452 | 0.851 |   1.292 |    0.079 | 
     | myFIFO/WriteCnt/U65               | A v -> Y ^   | INVX2   | 0.329 | 0.337 |   1.629 |    0.416 | 
     | myFIFO/WriteCnt/U82               | D ^ -> Y v   | OAI22X1 | 0.105 | 0.135 |   1.765 |    0.551 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | D v          | DFFSR   | 0.105 | 0.000 |   1.765 |    0.552 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.246 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.407 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.654 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.335 | 0.033 |   0.474 |    1.687 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[1] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.546
  Arrival Time                  1.762
  Slack Time                    1.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.183 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.022 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.772 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.075 | 0.508 |   0.952 |   -0.264 | 
     | SDController/LoadFIFO/U52               | A ^ -> Y ^   | BUFX2   | 0.262 | 0.316 |   1.268 |    0.052 | 
     | SDController/LoadFIFO/add_29/U107       | A ^ -> Y v   | XOR2X1  | 0.146 | 0.221 |   1.489 |    0.273 | 
     | SDController/LoadFIFO/U119              | A v -> Y ^   | INVX2   | 0.161 | 0.156 |   1.645 |    0.429 | 
     | SDController/LoadFIFO/U120              | B ^ -> Y v   | OAI22X1 | 0.108 | 0.116 |   1.761 |    0.545 | 
     | SDController/LoadFIFO/\count_out_reg[1] | D v          | DFFSR   | 0.108 | 0.000 |   1.762 |    0.546 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    1.249 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.410 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.660 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^      | DFFSR | 0.324 | 0.026 |   0.470 |    1.686 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[1] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.562
  Arrival Time                  1.815
  Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -1.220 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.059 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.812 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.133 | 0.567 |   1.008 |   -0.245 | 
     | myFIFO/WriteCnt/U26               | A ^ -> Y v   | INVX2   | 0.079 | 0.081 |   1.089 |   -0.163 | 
     | myFIFO/WriteCnt/U27               | A v -> Y ^   | INVX2   | 0.348 | 0.268 |   1.357 |    0.104 | 
     | myFIFO/WriteCnt/add_29/U69        | A ^ -> Y v   | XOR2X1  | 0.149 | 0.244 |   1.601 |    0.348 | 
     | myFIFO/WriteCnt/U79               | A v -> Y ^   | INVX2   | 0.095 | 0.099 |   1.700 |    0.447 | 
     | myFIFO/WriteCnt/U80               | B ^ -> Y v   | OAI22X1 | 0.111 | 0.115 |   1.815 |    0.562 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | D v          | DFFSR   | 0.111 | 0.000 |   1.815 |    0.562 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    1.286 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.446 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.694 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.485 |    1.738 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D             (v) checked with  leading 
edge of 'clk'
Beginpoint: SDController/LoadFIFO/rollover_flag_reg/Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.478
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.554
  Arrival Time                  1.810
  Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^        |         | 0.080 |       |   0.033 |   -1.222 | 
     | clk__L1_I0                              | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.062 | 
     | clk__L2_I2                              | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.812 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^ -> Q ^ | DFFSR   | 0.419 | 0.721 |   1.165 |   -0.091 | 
     | SDController/U320                       | A ^ -> Y v   | OAI21X1 | 0.147 | 0.167 |   1.331 |    0.076 | 
     | SDController/U321                       | B v -> Y ^   | OAI21X1 | 0.157 | 0.148 |   1.480 |    0.224 | 
     | SDController/U58                        | A ^ -> Y v   | INVX2   | 0.102 | 0.102 |   1.582 |    0.327 | 
     | SDController/U322                       | B v -> Y ^   | NOR2X1  | 0.145 | 0.126 |   1.708 |    0.452 | 
     | SDController/U323                       | C ^ -> Y v   | AOI22X1 | 0.109 | 0.102 |   1.810 |    0.554 | 
     | SDController/\state_reg[0]              | D v          | DFFSR   | 0.109 | 0.000 |   1.810 |    0.554 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    1.289 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.449 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.699 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    1.734 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/ReadCnt/\count_out_reg[4] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.560
  Arrival Time                  1.816
  Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^        |         | 0.080 |       |   0.033 |   -1.223 | 
     | clk__L1_I0                       | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.063 | 
     | clk__L2_I1                       | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.815 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^ -> Q v | DFFSR   | 0.414 | 0.833 |   1.274 |    0.017 | 
     | myFIFO/ReadCnt/U36               | A v -> Y ^   | INVX1   | 0.394 | 0.378 |   1.652 |    0.395 | 
     | myFIFO/ReadCnt/U74               | D ^ -> Y v   | OAI22X1 | 0.125 | 0.164 |   1.815 |    0.559 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v          | DFFSR   | 0.125 | 0.001 |   1.816 |    0.560 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    1.290 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.450 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.697 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.484 |    1.741 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin myTimer/smallCounter/\count_out_reg[2] /CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/smallCounter/\count_out_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.509
+ Hold                          0.067
+ Phase Shift                   0.000
= Required Time                 0.576
  Arrival Time                  1.837
  Slack Time                    1.260
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^        |         | 0.080 |       |   0.033 |   -1.227 | 
     | clk__L1_I0                             | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.067 | 
     | clk__L2_I1                             | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.820 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.304 | 0.671 |   1.112 |   -0.148 | 
     | myTimer/smallCounter/U26               | B ^ -> Y v   | NAND2X1 | 0.294 | 0.246 |   1.358 |    0.097 | 
     | myTimer/smallCounter/U25               | A v -> Y ^   | XNOR2X1 | 0.310 | 0.303 |   1.661 |    0.400 | 
     | myTimer/smallCounter/U24               | C ^ -> Y v   | OAI22X1 | 0.192 | 0.175 |   1.836 |    0.576 | 
     | myTimer/smallCounter/\count_out_reg[2] | D v          | DFFSR   | 0.192 | 0.001 |   1.837 |    0.576 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |    1.294 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.454 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.704 | 
     | myTimer/smallCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.340 | 0.065 |   0.509 |    1.770 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ShiftRegister/shift_in/\parallel_out_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_in/\parallel_out_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.481
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.549
  Arrival Time                  1.812
  Slack Time                    1.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | clk ^        |         | 0.080 |       |   0.033 |   -1.230 | 
     | clk__L1_I0                                  | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -1.069 | 
     | clk__L2_I0                                  | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.441 |   -0.822 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | CLK ^ -> Q v | DFFSR   | 0.566 | 0.941 |   1.381 |    0.118 | 
     | ShiftRegister/U21                           | A v -> Y ^   | INVX2   | 0.302 | 0.317 |   1.698 |    0.435 | 
     | ShiftRegister/shift_in/U14                  | B ^ -> Y v   | OAI22X1 | 0.131 | 0.113 |   1.811 |    0.548 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | D v          | DFFSR   | 0.131 | 0.000 |   1.812 |    0.549 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |    1.296 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.457 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.703 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | CLK ^      | DFFSR | 0.306 | 0.041 |   0.481 |    1.744 | 
     +-------------------------------------------------------------------------------------------------------+ 

